

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/n78e055apg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# CONTENTS

1. DESCRIPTION	4
2. FEATURES	5
3. BLOCK DIAGRAM	7
4. PIN CONFIGURATIONS	8
5. MEMORY ORGANIZATION	14
5.1 Internal Program Memory	14
5.2 External Program Memory	16
5.3 Internal Data Memory	17
5.4 On-chip XRAM	19
5.5 External Data Memory	19
5.6 On-chip Non-volatile Data Flash	20
6. SPECIAL FUNCTION REGISTER (SFR)	22
7. GENERAL 80C51 SYSTEM CONTROL	25
8. AUXILIARY RAM (XRAM)	
9. I/O PORT STRUCTURE AND OPERATION	
10. TIMERS/COUNTERS	35
10.1 Timer/Counters 0 and 1	35
10.1.1 Mode 0 (13-bit Timer)	
10.1.2 Mode 1 (16-bit Timer)	
10.1.3 Mode 2 (8-bit Auto-reload Timer)	
10.1.4 Mode 3 (Two Separate 8-bit Timers)	
10.2 Timer/Counter 2	40
10.2.1 Capture Mode	43
10.2.2 Auto-reload Mode	43
10.2.3 Baud Rate Generator Mode	
10.2.4 Clock-out Mode	45
11. WATCHDOG TIMER	
11.1 Function Description of Watchdog Timer	
11.2 Applications of Watchdog Timer	
12. POWER DOWN WAKING-UP TIMER	
12.1 Function Description of Power Down Waking-up Timer	
12.2 Applications of Power Down Waking-up Timer	
13. SERIAL PORT	
13.1 Mode 0	
13.2 Mode 1	
13.3 Mode 2	
13.4 Mode 3	60
13.5 Baud Rate	62
13.6 Multiprocessor Communication	63
14. SERIAL PERIPHERAL INTERFACE (SPI)	65
14.1 Features	65
14.2 Function Description	65
14.3 Control Registers of SPI	68
14.4 Operating Modes	70
14.4.1 Master mode	70
14.4.2 Slave Mode	70
14.5 Clock Formats and Data Transfer	71

# nuvoton

## 1. DESCRIPTION

N78E059A/N78E055A is an 8-bit microcontroller, which has an in-system programmable Flash supported. The instruction set of N78E059A/N78E055A is fully compatible with the standard 8051. N78E059A/N78E055A contains 32k/16k bytes of main Flash APROM, in which the contents of the main program code can be updated by parallel Programmer/Writer or In System Programming (ISP) method which enables on-chip firmware updating. There is an additional 2.5k bytes called LDROM for ISP function. N78E059A/N78E055A has 4k bytes of Data Flash which is accessed with ISP. N78E059A/N78E055A provides 256 bytes of SRAM, 1k bytes of auxiliary RAM (XRAM), four 8-bit bi-directional and bit-addressable I/O ports, an additional 8-bit bi-directional and bitaddressable port P4 for LQPF-48 package (PLCC-44 and PQFP-44 just have low nibble 4 bits of P4 and DIP-40 does not have this additional P4), three 16-bit Timers/Counters, one UART, five PWM output channels, and one SPI. These peripherals equip with 11-source with 4-level priority interrupts capability. To facilitate programming and verification, the Flash inside the N78E059A/N78E055A allows the Program Memory to be programmed and read electronically. Once the code confirms, the user can lock the code for security.

N78E059A/N78E055A is built in a precise on-chip RC oscillator of 22.1184MHz/11.0592MHz selected by CONFIG setting, factory trimmed to ±1% at room temperature. N78E059A/N78E055A provides additional power monitoring detection such as power-on and Brown-out detection. It stabilizes the power-on/off sequence for a high reliability system design.

N78E059A/N78E055A microcontroller operation consumes a very low power. Two economic power modes to reduce power consumption, Idle mode and Power Down mode. Both of them are software selectable. The Idle mode turns off the CPU clock but allows continuing peripheral operation. The Power Down mode stops the wh whole system clock for minimum power consumption.

## 2. FEATURES

- Fully static design 8-bit CMOS microcontroller.
- Wide supply voltage of 2.4V to 5.5V and wide frequency from 4MHz to 40MHz.
- 12T mode compatible with the tradition 8051 timing.
- 6T mode supported for double performance.
- On-chip RC oscillator of 22.1184MHz/11.0592MHz, trimmed to ±1% at room temperature for the precise system clock.
- 32k/16k bytes Flash APROM for the application program.
- 2.5k bytes Flash LDROM for ISP code.
- 4k bytes Data Flash.
- In-System-Programmable (ISP) built in. ISP Erasing or programming supports wide operating voltage 3.0V~5.5V.
- Flash 10,000 writing cycle endurance. Greater than 10 years data retention under 85°C.
- 256 bytes of on-chip RAM.
- 1024 bytes of on-chip auxiliary RAM (XRAM).
- 64k bytes Program Memory address space and 64k bytes Data Memory address space.
- Maximum five 8-bit general purpose I/O ports pin-to-pin compatible with standard 8051, additional INT2 and INT3 on packages except DIP-40.
- Three 16-bit Timers/Counters.
- One dedicate timer for Power Down mode waking-up.
- One full-duplex UART port.
- Five pulse width modulated (PWM) output channels.
- One SPI communication port.
- 11-source, 4-priority-level interrupts capability.
- Programmable Watchdog Timer.
- Power-on reset.
- Brown-out detection interrupt and reset, 4-level selected.
- Supports software reset function.
- Built-in power management with Idle mode and Power Down mode.

## **3. BLOCK DIAGRAM**

<u>Figure 3–1</u> shows the functional block diagram of N78E059A/N78E055A. It gives the outline of the device. The user can find all the device's peripheral functions in the diagram.



The application circuit is shown below. The user is recommended follow the circuit enclosed by gray blocks to achieve the most stable and reliable operation of MCU especially in a noisy power environment for a healthy EMS immunity. If internal RC oscillator is used as the system clock, a 0.1µF capacitor should be added to gain a precise RC frequency.



Figure 4–5. Application Circuit for Execution of Internal Program Code with External Crystal

<b>Crystal Frequency</b>	R	C1 C2		
4MHz~33MHz	Without	Depend on crystal		
33MHZ~40MHz	5kΩ~10kΩ	specifications		





#### Table 6–2. N78E059A/N78E055A SFR Descriptions and Reset Values

Symbol	Definition	Address	MSB			- Ala				LSB <sup>[1]</sup>	Reset Val	lue <sup>[2]</sup>
SPDR	SPI data	F5H			1.1	1					0000 00	000k
SPSR	SPI status	F4H	SPIF	WCOL	SPIOVF	MODF	DISMODF	-	-	-	0000 00	000b
SPCR	SPI control	F3H	SSOE	SPIEN	LSBFE	MSTR	CPOL	CPHA	SPR1	SPR0	0000 00	000b
B	B register	FOH	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	0000 00	000
	Accumulator	EUH	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)		
	PVVIVI3 duty						A 19	10				
	PWWZ duty											
	PWW CONTO		FVVIVISOE	FVVIVIZUE	FVIVISEIN	FVVIVIZEIN	FWINITOE	FWWWOOE	FVVIVITEIN	FVVIVIUEIN		
	PW/M0 duty						T CYA	100				000
	PW/M period						- MG					
P4	Port 4	D8H	(DF)	(DE)	(DD)	(DC)	$\frac{(DB)}{INT2}$	(DA) INT3	(D9)	(D8)	1111 11	111t
PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) F1	(D0) P	0000 00	00b
PWM4	PWM4 duty	CFH						0	2	1 hours	0000 00	000b
PWMCON1	PWM control 1	CEH	-	-	-	-	-	PWM4OE	2	PWM4EN	0000 00	000k
TH2	Timer 2 high byte	CDH							10	1. (0	0000 00	000b
TL2	Timer 2 low byte	CCH							11		0000 00	00b
RCAP2H	Timer 2 reload/capture high byte	СВН								ys.	0000 00	000b
RCAP2L	Timer 2 reload/capture low byte	CAH								23	0000 00	000b
T2MOD	Timer 2 mode	C9H	-	-	-	-	-	-	T2OE		0000 00	000b
T2CON	Timer 2 control	C8H	(CF)	(CE)	(CD)	(CC)	(CB)	(CA)	(C9)	(C8)	0000 00	000b
ТА	Timed access protection	0711	IFZ	EAFZ	RULK	TOLK	EVEINS	IKZ	0/12	OF / KLZ	0000 00	000
XICON	External interrupt control	СЛН	(C7) PX3	(C6) EX3	(C4)	(C4)	(C3)	(C2)	(C1)	(C0)		000b
EIE	Extensive interrupt ena-	BDH	-	-	-	-	-	EBOD	EPDT	ESPI	0000 00	00b
EIP	Extensive interrupt priori-	BCH	-	-	-	-	-	PBOV	PPDT	PSPI	0000 00	000b
EIPH	Extensive interrupt priori-	BBH	-	-	-	-	-	PBODH	PPDTH	PSPIH	0000 00	00b
PH	Interrupt priority high	BAH	РХЗН	PX2H	PT2H	PSH	PT1H	PX1H	PT0H	PX0H	0000 00	)00b
P	Interrupt priority	B8H	(BF)	(BE)	(BD) PT2	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	0000 00	)00b
₽3	Port 3	B0H	(B7)	(B6)	(B5)	(B4)	(B3)	(B2)	(B1)	(B0)	1111 11	111b
											0000 00	0.0.1
ISPCN	ISP flash control	AFH	ISPA17	ISPA16	FUEN	FCEN	FUIRL3	FCTRL2	FUIRLI	FUIRLU		
	ISP flash data	AEH					[4]			[5]	Power-on <sup>[1</sup> XXXX X(	0006 6] <sub>,</sub> 00Xb
PMC	Power monitoring control	ACH	BODEN	-	-	BORST	BOF	LPBOD	-	BOS	XXXX 10 Others, XXXX 00	, 00Xb 00Xb
PDCON	Power Down waking-up timer control	ABH	PDTEN	PDTCK	PDTF	-	-	PPS2	PPS1	PPS0	0000 00	)00b
WDCON <sup>[3]</sup>	Watchdog Timer control	ААН	WDTEN	WDCLR	-	WIDPD	WDTRF	WPS2	WPS1	WPS0	Power-on X000 00 Watchdog, X00U 1U Others, X00U UU	ы, 2006 1006 1006
E	Interrupt enable	A8H	(AF) EA	(AE) -	(AD) ET2	(AC) ES	(AB) ET1	(AA) EX1	(A9) ET0	(A8) EX0	0000 00	)00b
ISPAH	ISP address high byte	A7H									0000 00	000b
ISPAL	ISP address low byte	A6H	North								0000 00	000b
ISPTRG <sup>[3]</sup>	ISP trigger	A4H	23	-	-	-	-	-	-	ISPGO	0000 00	000b
XRAMAH	Auxiliary RAM address	A1H	Y-6	s	-	-	-	-	XRAMAH.1	XRAMAH.0	0000 00	)00b
2	Port 2	A0H	(A7) A15	(A6) A14	(A5) A13	(A4) A12	(A3) A11	(A2) A10	(A1) A9	(A0) A8	1111 11	111b



MOVX	A,@R0								
MOV	DPTR,#0123H	;writ	.e #	#5вн	to	XRAM	with	address	@0123H.

MOV	A,#5BH
MOVX	@DPTR,A

.

MOV	DPTR, #012.
MOVX	A,@DPTR

MOV DPTR,#0123H ;read from XRAM with address @0123H.



## 9. I/O PORT STRUCTURE AND OPERATION

N78E059A/N78E055A has maximum five 8-bit width, bit-addressable ports P0~P4. The configuration of P1~P4 is the quasi bi-directional I/O. This type rules as both input and output. When the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a large current. In the quasi bi-directional I/O structure, there are three pull-up transistors. Each of them serves different purposes. One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch contains a logic 1. The "very weak" pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the outside port pin itself is at a logic 1 level. This pull-up provides the primary source current for a quasi bi-directional pin that is outputting a 1. If a pin that has a logic 1 on it is pulled low by an external device, the "weak" pull-up turns off, and only the "very weak" pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current (larger than  $I_{TL}$ ) to overcome the "weak" pull-up and make the voltage on the port pin below its input threshold (lower than  $V_{IL}$ ).

The third pull-up is the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pull-up turns on for two-peripheral-clock time in order to pull the port pin high quickly. Then it turns off and "weak: pullup continues remaining the port pin high. The quasi bi-directional port structure is shown as below.



Figure 9–1. Quasi Bi-direction I/O Structure

The default configuration of P0 is open-drain structure. To serve as an I/O port the external pull-up resistor is always necessary. N78E059A/N78E055A also provide an internal P0 pull-up resistors for each pins. Via setting

# nuvoton

Transmission is initiated by any writing instructions to SBUF. Transmission takes place on TXD pin. First the start bit comes out, the 8-bit data follows to be shifted out and then ends with a stop bit. After the stop bit appears, TI (SCON.1) will be set to indicate one byte transmission complete. All bits are shifted out depending on the rate determined by the baud rate generator.

Once the baud rate generator is activated and REN (SCON.4) is 1, the reception can begin at any time. Reception is initiated by a detected 1-to-0 transition at RXD. Data will be sampled and shifted in at the selected baud rate. In the midst of the stop bit, certain conditions must be met to load SBUF with the received data:

1. RI (SCON.0) = 0, and

2. Either SM2 (SCON.5) = 0, or the received stop bit = 1 while SM2 = 1.

If these conditions are met, then the SBUF will be loaded with the received data, the RB8 (SCON.2) with stop bit, and RI will be set. If these conditions fail, there will be no data loaded and RI will remain 0. After above receiving progress, the serial control will look forward another 1-0 transition on RXD pin in order to start next data reception.

### 13.3 Mode 2

Mode 2 supports asynchronous, full duplex serial communication. Different from Mode1, there are 11 bits to be transmitted or received. They are a start bit (logic 0), 8 data bits (LSB first), a programmable 9<sup>th</sup> bit TB8 or RB8 bit and a stop bit (logic 1). The most common use of 9<sup>th</sup> bit is to put the parity bit in it. The baud rate is fixed as 1/32 or 1/64 the oscillator frequency depending on SMOD bit. (This is under 12T mode. Under 6T mode, the baud rate will be 1/16 or 1/32 the oscillator frequency.) Figure 13-3 shows a simplified functional diagram of e se. the serial port in Mode 2 and associated timings for transmit and receive.

	Oscillator Frequency (MHz)							
	11.0592	14.7456 18.432		22.1184	36.864			
Baud Rate								
9600	FDh	FCh	FBh	FAh	F6h			
4800	FAh	F8h	F6h	F4h	ECh			
2400	F4h	F0h	ECh	E8h	D8h			
1200	E8h	E0h	D8h	D0h	B0h			
300	A0h	80h	60h	40h				

#### Table 13–4. Timer 2 Generated Commonly Used Baud Rates

RCAP2H, RCAP2L	Oscillator Frequency (MHz)								
reload value	11.0592	14.7456	18.432	22.1184	36.864				
Baud Rate									
115200	FFh, FDh	FFh, FCh	FFh, FBh	FFh, FAh	FFh, F6h				
57600	FFh, FAh	FFh, F8h	FFh, F6h	FFh, F4h	FFh, ECh				
38400	FFh, F7h	FFh, F4h	FFh, F1h	FFh, EEh	FFh, E2h				
19200	FFh, EEh	FFh, E8h	FFh, E2h	FFh, DCh	FFh, C4h				
9600	FFh, DCh	FFh, D0h	FFh, C4h	FFh, B8h	FFh, 88h				
4800	FFh, B8h	FFh, A0h	FFh, 88h	FFh, 70h	FFh, 10h				
2400	FFh, 70h	FFh, 40h	FFh, 10h	FEh, E0h	FEh, 20h				
1200	FEh, E0h	FEh, 80h	FEh, 20h	FDh, C0h	FCh, 40h				
300	FBh, 80h	FAh, 00h	F8h, 80h	F7h, 00h	F1h, 00h				

### **13.6 Multiprocessor Communication**

N78E059A/N78E055A multiprocessor communication feature of UART lets a Master device send a multiple frame serial message to a Slave device in a multi-slave configuration. It does this without interrupting other slave devices that may be on the same serial line. This feature can be used only in UART mode 2 or 3 mode. After 9 data bits are received. The 9<sup>th</sup> bit value is written to RB8 (SCON.2). The user can enable this function by setting SM2 (SCON.5) as a logic 1 so that when the stop bit is received, the serial interrupt will be generated only if RB8 is 1. When the SM2 bit is 1, serial data frames that are received with the 9<sup>th</sup> bit as 0 do not generate an interrupt. In this case, the 9<sup>th</sup> bit simply separates the address from the serial data.

When the Master device wants to transmit a block of data to one of several slaves on a serial line, it first sends out an address byte to identify the target slave. Note that in this case, an address byte differs from a data byte: In an address byte, the 9<sup>th</sup> bit is 1 and in a data byte, it is 0. The address byte interrupts all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave then clears its SM2

# **14. SERIAL PERIPHERAL INTERFACE (SPI)**

## 14.1 Features

N78E059A/N78E055A exists a Serial Peripheral Interface (SPI) block to support high speed serial communication. SPI is a full-duplex, high speed, synchronous communication bus between MCUs or other peripheral devices such as serial EEPROM, LCD driver, or D/A converter. It provides either Master or Slave mode, high speed rate up to  $F_{PERIPH}/16$  for Master mode and  $F_{PERIPH}/4$  for Slave mode, transfer complete and write collision flag. For a multi-master system, SPI supports Master Mode Fault to protect a multi-master conflict.

## **14.2 Function Description**





Bit	Name	Description
0	PWM0EN	<ul> <li>PWM0 enable.</li> <li>0 = PWM0 is disabled and stops.</li> <li>1 = PWM0 is enabled and runs.</li> </ul>

### PWMCON1 – PWM Control 1

					1		
7	6	5	4	3	2	1	0
-	-	-	-	- ~	PWM4OE	-	PWM4EN
-	-	-	-	-	r/w		r/w
					VAL NI		

Address: CEH

reset value: 0000 0000b

Bit	Name	Description	
7:3	-	Reserved.	S ~ h
2	PWM4OE	<b>PWM4 output enable.</b> 0 = P1.7 serves as general purpose I/O. 1 = P1.7 serves as output pin of PWM4 signal.	AND ON
1	-	Reserved.	232 (0)
0	PWM4EN	<b>PWM0 enable.</b> 0 = PWM4 is disabled and stops. 1 = PWM4 is enabled and runs.	and the second sec

### **PWMP – PWM Period**

7	6	5	4	3	2	1	0
			PWM	P[7:0]			
			r/	Ŵ			

Address: D9H

reset value: 0000 0000b

Bit	Name	Description
7:0	PWMP[7:0]	<b>PWM period.</b> This byte controls the period of the PWM output of PWM0~PWM4 channels.

#### PWM0 – PWM0 Duty

7	6	5	4	3	2	1	0
× 1200			PWM	10[7:0]			
Ster 60			r/	/w			
A LL. DAL							

Address: DAH

reset value: 0000 0000b

	Name	Description	
7:0	PWM0[7:0]	<b>PWM0 duty.</b> This byte controls the duty of the PWM0 output.	
	k C		

## **16. TIMED ACCESS PROTECTION (TA)**

N78E059A/N78E055A has several features like the Watchdog Timer, the ISP function, Boot select control, etc. are crucial to proper operation of the system. If leaving these control registers unprotected, errant code may write undetermined value into them, it results in incorrect operation and loss of control. In order to prevent this risk, the N78E059A/N78E055A has a protection scheme which limits the write access to critical SFRs. This protection scheme is done using a timed access. The following registers are related to TA process.



Address: C7H

reset value: 0000 0000b

Bit	Name	Description
7:0	TA[7:0]	<b>Timed access.</b> The timed access register controls the access to protected SFRs. To access protected bits, the user must first write AAH to the TA and immediately followed by a write of 55H to TA. After these two steps, a writing permission window is opened for three machine-cycles during which the user may write to protected SFRs.

In timed access method, the bits, which are protected, have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. When the software writes AAH to TA, a counter is started. This counter waits for three machine-cycles looking for a write of 55H to TA. If the second write of 55H occurs within three machine-cycles of the first write of AAH, then the timed access window is opened. It remains open for three machine-cycles during which the user may write to the protected bits. After three machine-cycles, this window automatically closes. Once the window closes, the procedure must be repeated to access the other protected bits. Not that the TA protected SFRs are required timed access for writing. But the reading is not protected. The user may read TA protected SFR without giving AAH and 55H to TA. The suggestion code for opening the timed access window is shown below.

```
(CLREA); if any interrupt is enabled, disable temporallyMOVTA,#0AAHMOVTA,#55H(Instruction that writes a TA protected register)(SETBEA); resume interrupts enabled
```

The writings of AAH, 55H to TA register and the writing-protection register must occur within 3 machine-cycles of each other. Any enabled interrupt should be disabled during this procedure to avoid delay between these three writings. If there is no interrupt enabled, the CLR EA and SETB EA instructions can be left out. Once the timed access window closes, the procedure must be repeated to access the other protected bits.

Source	Vector Address	Flag	Enable Bit	Natural Priority	Priority Control Bits	Power Down Waking up
SPI interrupt	0043H	SPIF (SPSR.7) + MODF (SPSR.4) + SPIOVF (SPSR.5)	ESPI (EIE.0)	9	PSPI (EIP.0), PSPIH (EIPH.0)	No
Power Down waking-up timer interrupt	004BH	PDTF (PDCON.5)	EPDT (EIE.1)	10	PPDT (EIP.1), PPDTH (EIPH.1)	Yes
Brown-out interrupt	0053H	BOF (PMC.3)	EBOD (EIE.2)	11	PBOD (EIP.2), PBODH (EIPH.2)	Yes

[1] While the external interrupt pin is set as edge triggered (ITx = 1), its own flag IEx will be automatically cleared if the interrupt service routine (ISR) is executed. While as level triggered (ITx = 0), IEx follows the inverse of respective pin state. It is not controlled via software.

[2] TF0 and TF1 will be automatically cleared if the interrupt service routine (ISR) is executed. But be aware that TF2 will not.

The interrupt flags are sampled every machine-cycle. In the same machine-cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are,

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last machine-cycle of the instruction currently being executed.

3. The current instruction does not involve a write to any enable or priority setting bits and is not a RETI.

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine-cycle. If an interrupt flag is active in one cycle but not responded to for the above conditions are not met, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. This means that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag, which caused the interrupt according to different interrupt source. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack RAM but does not save the Program Status Word (PSW). The PC is reloaded with the vector address of that interrupt which caused the LCALL. Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what it was after the hardware LCALL. If the execution is to return to the interrupted program, the processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a simple RET instruction would perform exactly the same process as a

### CHPCON – Chip Control (TA protected)

7	6	5	4	3	2	1	0
SWRST	ISPF	LDUEN	XRAMEN		-	BS	ISPEN
w	r/w	r/w	r/w	5	-	r/w	r/w
Address: 9FH	rese	t value. see T	able 6-2 N78	E059A/NI78E	1554 SER Des	criptions and	Reset Values

Address: 9FH

Jescriptions and Reset values -2. IN/0 .UD9A/IN/0E

Bit	Name	Description
6	ISPF	<ul> <li>ISP fault flag.</li> <li>The hardware will set this bit when any of the following condition is met:</li> <li>1. The accessing area is illegal, such as, <ul> <li>(a) Erasing or programming APROM itself when APROM code runs.</li> <li>(b) Erasing or programming LDROM when APROM code runs but LDUEN is 0.</li> <li>(c) Erasing, programming, or reading CONFIG bytes when APROM code runs.</li> <li>(d) Erasing or programming LDROM itself when LDROM code runs.</li> <li>(e) Accessing oversize.</li> </ul> </li> <li>2. The ISP operating runs from internal Program Memory into external one. This bit should be cleared via software.</li> </ul>
5	LDUEN	<ul> <li>Updating LDROM enable.</li> <li>0 = The LDROM is inhibited to be erased or programmed when APROM code runs. LDROM remains read-only.</li> <li>1 = The LDROM is allowed to be fully accessed when APROM code runs.</li> </ul>
0	ISPEN	<ul> <li>ISP enable.</li> <li>0 = Enable ISP function.</li> <li>1 = Disable ISP function.</li> <li>To enable ISP function will start the internal 22.1184MHz RC oscillator for timing control. To clear ISPEN should always be the last instruction after ISP operation in order to stop internal RC for reducing power consumption.</li> </ul>

### **ISPCN – ISP Control**

7	6	5	4	3	2	1	0
ISPA.17	ISPA.16	FOEN	FCEN	FCTRL.3	FCTRL.2	FCTRL.1	FCTRL.0
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

Address: AFH

reset value: 0000 0000b

5 FOEN This byte is for ISP controlling command to decide ISP destinations ar	7:6	ISPA[17:16]	ISP control.
lions. For details, see Table To-1. ISP Modes and Command Codes.	5	FOEN	This byte is for ISP controlling command to decide ISP destinations and ac tions. For details, see Table 18–1. ISP Modes and Command Codes.
4 FCEN	4	FCEN	
3:0 FCTRL[3:0]	3:0		



ORL CHPCON, #80h ;software reset and reboot from APROM SJTMP S ;\* ISP Function ; Enable ISP: MOV TA,#0Aah ;CHPCON is TA protected TA,#55h MOV CHPCON, #0000001b ORL ;ISPEN = 1, enable ISP mode RET Disable ISP: ;CHPCON is TA protected MOV TA,#0Aah MOV TA,#55h ANL CHPCON, #11111110b ;ISPEN = 0, disable ISP mode RET Trigger ISP: MOV TA,#0Aah TA,#55h MOV ORL ISPTRG, #0000001b ;write '1' to ISPGO to trigger ISP process RET ISP AP Function \*\*\*\*\*\*\*\* \*\*\*\* Erase AP: MOV ISPCN, #PAGE ERASE AP MOV ISPAL,#00h MOV R0,#00h Erase AP Loop: MOV ISPAH,R0 CALL Trigger ISP INC R0 CJNE R0,#0,Erase\_AP\_Loop RET Erase AP Verify: MOV ISPCN, #BYTE READ AP MOV ISPAH,#00h ISPAL,#00h MOV Erase\_AP\_Verify Loop: MOV ISPFD, #00h ;clear ISPFD Data CALL Trigger\_ISP MOV A, ISPFD CJNE A, #OFFh, Erase AP Verify Error ISPAL INC MOV A, ISPAL CJNE A, #0, Erase AP Verify Loop INC ISPAH A,ISPAH MOV CJNE A, #0, Erase\_AP\_Verify\_Loop RET Erase AP Verify Error: CALL Disable ISP P0,#00h mov SJMP \$ Program AP: ISPCN, #BYTE PROGRAM AP MOV ISPAH,#00h MOV MOV ISPAL,#00h MOV DPTR, #AP code Program AP Loop:

### CONFIG2

i,

7	6	5	4	3	2	1	0
CBODEN	CBOV1	CBOV0	CBORST	ZEA .	-	-	-
r/w	r/w	r/w	r/w	D- A	o -	-	-

unprogrammed value: 1111 1111b

Bit	Name	Description				
7	CBODEN	CONFIG Brown-out detect enable. 1 = Enable Brown-out detection. 0 = Disable Brown-out detection.				
6	CBOV1	CONFIG Brown-out voltage select.				
5	CBOV0	These two bits select one of four Brown-out voltage level. <u>CBOV1</u> <u>CBOV0</u> <u>Brown-out Voltage</u> 1       1       2.2V         1       0       2.7V         0       1       3.8V         0       0       4.5V				
4	CBORST	<b>CONFIG Brown-out reset enable.</b> This bit decides if a Brown-out reset is caused after a Brown-out event. $1 = \text{Enable Brown-out reset when V}_{\text{DD}}$ drops below V <sub>BOD</sub> . $0 = \text{Disable Brown-out reset when V}_{\text{DD}}$ drops below V <sub>BOD</sub> .				

### PMC – Power Monitoring Control (TA protected)

7	6	5	4	3	2	1	0
BODEN <sup>[1]</sup>	-	-	BORST <sup>[1]</sup>	BOF	LPBOD	-	BOS
r/w	-	-	r/w	r/w	r/w	-	r

Address: ACH reset value: see Table 6–2. N78E059A/N78E055A SFR Descriptions and Reset Values

Bit	Name	Description			
7	BODEN	Brown-out detect enable. 0 = Disable Brown-out detection. 1 = Enable Brown-out detection.			
6:5	-	Reserved.			
4	BORST	<b>Brown-out reset enable.</b> This bit decides if a Brown-out reset is caused after a Brown-out event. $0 = D$ is able Brown-out reset when $V_{DD}$ drops below $V_{BOD}$ . $1 = E$ nable Brown-out reset when $V_{DD}$ drops below $V_{BOD}$ .			
3	BOF	<b>Brown-out flag.</b> This flag will be set as a logic 1 via hardware after a $V_{DD}$ dropping below or rising above $V_{BOD}$ event occurs. If both EBOD (EIE.2) and EA (IE.7) are set, a Brown-out interrupt requirement will be generated. This bit must be cleared via software.			
3	LPBOD	<ul> <li>Low power Brown-out detection enable.</li> <li>This bit switches the Brown-out detection into a power saving mode. This bit is only effective while BODEN = 1.</li> <li>0 = Disable Brown-out power saving mode. Brown-out detection operates in normal mode if enabled. The detection is always on.</li> <li>1 = Enable Brown-out power saving mode. Brown-out detection operates in power saving mode if enabled. Enable this bit will switch on internal 10kHz RC to be a timer for about 12.8ms interval of detection. The discrete detection will save much power but the hysteresis feature disappears.</li> </ul>			

Bit	Name	Description			
1	-	Reserved.			
0	BOS	<b>Brown-out status.</b> This bit indicates the V <sub>DD</sub> voltage level comparing with V <sub>BOD</sub> while Brown-out circuit is enabled. It is helpful to tell a Brown-out event or power resuming event occurrence. This bit is read-only and keeps 0 if Brown-out detection is not enabled. $0 = V_{DD}$ voltage level is higher than V <sub>BOD</sub> . $1 = V_{DD}$ voltage level is lower than V <sub>BOD</sub> .			

[1] BODEN and BORST will be directly loaded from CONFIG2 bit 7 and bit 4 after all resets.

#### Table 21–1. BOF Reset Value

Reset source	CBODEN (CONFIG2.7)	CBORST (CONFIG2.4)	V <sub>DD</sub> stable level	BOF
Brown-out reset	1	1	> V <sub>BOD</sub> always	1-1
Other resets	1	1	> V <sub>BOD</sub> always	0
	1	0	> V <sub>BOD</sub>	2/10
	1	0	< V <sub>BOD</sub>	0
	0	Х	Х	0

Note that if BOF is 1 after chip reset, it is strongly recommended to initialize the user's program by clearing BOF.

### **PCON – Power Control**

7	6	5	4	3	2	1	0
SMOD	-	-	POF	GF1	GF0	PD	IDL
r/w	-	-	r/w	r/w	r/w	r/w	r/w

Address: 87H reset value: see <u>Table 6–2. N78E059A/N78E055A SFR Descriptions and Reset Values</u>

Bit	Name	Description
4	POF	<b>Power-on reset flag.</b> This bit will be set as 1 after a power-on reset. It indicates a cold reset, a power- on reset complete. This bit remains its value after any other resets. This flag is recommended to be cleared via software.



Figure 26–7. Idle Mode Current Under 6T Mode, External Clock (1)







Figure 27–3. PQFP-44 Package Dimention