

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	71
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s9keaz128avlk

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Timers
  - One 6-channel FlexTimer/PWM (FTM)
  - Two 2-channel FlexTimer/PWM (FTM)
  - One 2-channel periodic interrupt timer (PIT)
  - One pulse width timer (PWT)
  - One real-time clock (RTC)
- Communication interfaces
  - Two SPI modules (SPI)
  - Up to three UART modules (UART)
  - $\ Two \ I2C \ modules \ (I2C)$
  - One MSCAN module (MSCAN)
- Package options
  - 80-pin LQFP
  - 64-pin LQFP



# 1 Ordering parts

## 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to **freescale.com** and perform a part number search for the following device numbers: KEAZ128.

# 2 Part identification

## 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 2.2 Format

Part numbers for this device have the following format:

Q B KEA A C FFF M T PP N

## 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>S = Automotive qualified</li> <li>P = Prequalification</li> </ul>
В	Memory type	• 9 = Flash
KEA	Kinetis Auto family	• KEA
A	Key attribute	<ul> <li>Z = M0+ core</li> <li>F = M4 W/ DSP &amp; FPU</li> <li>C= M4 W/ AP + FPU</li> </ul>
С	CAN availability	<ul> <li>N = CAN not available</li> <li>(Blank) = CAN available</li> </ul>

Table continues on the next page ...

KEA128 Sub-Family Data Sheet, Rev4, 09/2014.



#### Ratings

Field	Description	Values
FFF	Program flash memory size	• 128 = 128 KB
М	Maskset revision	<ul> <li>A = 1<sup>st</sup> Fab version</li> <li>B = Revision after 1<sup>st</sup> version</li> </ul>
Т	Temperature range (°C)	<ul> <li>C = -40 to 85</li> <li>V = -40 to 105</li> <li>M = -40 to 125</li> </ul>
PP	Package identifier	<ul> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LK = 80 LQFP (14 mm x 14 mm)</li> </ul>
Ν	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

## 2.4 Example

This is an example part number:

S9KEAZ128AMLK

# 3 Ratings

## 3.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 3.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.



# 3.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of °C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test. The test produced the following results:
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass +100/-100 mA I-test with I<sub>DD</sub> current limit at 400 mA (V<sub>DD</sub> collapsed during positive injection).
  - I/O pins pass +50/-100 mA I-test with  $I_{\text{DD}}$  current limit at 1000 mA for  $V_{\text{DD}}.$
  - Supply groups pass 1.5  $V_{ccmax}.$
  - RESET\_B pin was only tested with negative I-test due to product conditioning requirement.

# 3.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	—	120	mA
V <sub>IN</sub>	Input voltage except true open drain pins	-0.3	V <sub>DD</sub> + 0.3 <sup>1</sup>	V
	Input voltage of true open drain pins	-0.3	6	V
Ι <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

 Table 1. Voltage and current operating ratings

1. Maximum rating of  $V_{\text{DD}}$  also applies to  $V_{\text{IN}}$ 



Symbol		Descriptions		Min	Typical <sup>1</sup>	Max	Unit
I <sub>INTOT</sub>	Total leakage combined for all port pins	Pins in high impedance input mode	$V_{IN} = V_{DD}$ or $V_{SS}$	_	_	2	μΑ
R <sub>PU</sub>	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	_	30.0	_	50.0	kΩ
R <sub>PU</sub> <sup>3</sup>	Pullup resistors	PTA2 and PTA3 pins	_	30.0	—	60.0	kΩ
I <sub>IC</sub>	DC	Single pin limit	$V_{\rm IN} < V_{\rm SS}, V_{\rm IN} > V_{\rm DD}$	-2	_	2	mA
	injection current <sup>4,</sup> 5, 6	Total MCU limit, includes sum of all stressed pins		-5	—	25	
C <sub>In</sub>	Inpu	t capacitance, all pins	—	_	—	7	pF
V <sub>RAM</sub>	RA	M retention voltage		2.0		_	V

#### Table 2. DC characteristics (continued)

- 1. Typical values are measured at 25 °C. Characterized, not tested.
- 2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support high current output.
- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V<sub>SS</sub>.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If the positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is higher than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure that external V<sub>DD</sub> load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Symbol	Descr	iption	Min	Тур	Max	Unit
V <sub>POR</sub>	POR re-ari	n voltage <sup>1</sup>	1.5	1.75	2.0	V
V <sub>LVDH</sub>	Falling low-vent	range (LVDV =	4.2	4.3	4.4	V
V <sub>LVW1H</sub>	Falling low- voltage warning	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V <sub>LVW2H</sub>	threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V <sub>LVW3H</sub>		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V <sub>LVW4H</sub>		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V <sub>HYSH</sub>	High range low- warning h			100	_	mV

#### Table 3. LVD and POR specification



Nonswitching electrical specifications




Figure 4. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD}$  = 3 V)




Figure 5. Typical V<sub>OL</sub> Vs.  $I_{OL}$  (standard drive strength) (V<sub>DD</sub> = 5 V)



Nonswitching electrical specifications




Figure 8. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (high drive strength) ( $V_{DD} = 3 V$ )

## 4.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
Run supply current FEI	RI <sub>DD</sub>	48/24 MHz	5	11.1	—	mA	-40 to 125 °C
mode, all modules clocks enabled; run from flash		24/24 MHz		8	—		
		12/12 MHz		5	—		
		1/1 MHz		2.4	—		
		48/24 MHz	3	11	_		
		24/24 MHz		7.9	_		
		12/12 MHz		4.9	—		
		1/1 MHz		2.3	_	1	
Run supply current FEI	RI <sub>DD</sub>	48/24 MHz	5	7.8	_	mA	-40 to 125 °C
mode, all modules clocks disabled and gated; run from flash		24/24 MHz		5.5	—		
		12/12 MHz		3.8	—		
		1/1 MHz		2.3	—		

 Table 4.
 Supply current characteristics



Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Мах	Unit	Temp
		48/24 MHz	3	7.7			
		24/24 MHz		5.4	_		
		12/12 MHz		3.7	_		
		1/1 MHz		2.2			
Run supply current FBE	RI <sub>DD</sub>	48/24 MHz	5	14.7	_	mA	-40 to 125 °C
mode, all modules clocks		24/24 MHz		9.8	14.9 <sup>2</sup>		
enabled; run from RAM		12/12 MHz		6			
		1/1 MHz		2.4	_		
		48/24 MHz	3	14.6			
		24/24 MHz		9.6	12.8 <sup>2</sup>		
		12/12 MHz		5.9	_		
		1/1 MHz		2.3			
Run supply current FBE	RI <sub>DD</sub>	48/24 MHz	5	11.4		mA	-40 to 125 °C
mode, all modules clocks		24/24 MHz		7.7	12.5 <sup>2</sup>		
disabled and gated; run from RAM		12/12 MHz		4.7			
		1/1 MHz		2.3		-	
		48/24 MHz	3	11.3		-	
		24/24 MHz		7.6	9.5 <sup>2</sup>		
		12/12 MHz		4.6			
		1/1 MHz		2.2			
Wait mode current FEI	WI <sub>DD</sub>	48/24 MHz	5	8.4		mA	-40 to 125 °C
mode, all modules clocks		24/24 MHz		6.5	7.2 <sup>2</sup>		
enabled		12/12 MHz		4.3	_		
		1/1 MHz		2.4			
		48/24 MHz	3	8.3			
		24/24 MHz		6.4	7.1 <sup>2</sup>		
		12/12 MHz		4.2			
		1/1 MHz		2.3	_		
Stop mode supply current no	SI <sub>DD</sub>		5	2	170 <sup>2</sup>	μA	-40 to 125 °C
clocks active (except 1 kHz LPO clock) <sup>3</sup>			3	1.9	160 <sup>2</sup>		-40 to 125 °C
ADC adder to Stop		_	5	86	—	μA	-40 to 125 °C
ADLPC = 1			3	82		]	
ADLSMP = 1							
ADCO = 1							
MODE = 10B							
ADICLK = 11B							
			5	12		μA	-40 to 125 °C
ACMP adder to Stop		_	5	16		1 pr 1	4010120 0

Table 4. Supply current characteristics (continued)



#### Switching specifications

Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp
LVD adder to Stop <sup>4</sup>	—	_	5	130	_	μA	-40 to 125 °C
			3	125			

Table 4. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. The high current is observed at high temperature.

3. RTC adder cause <1  $\mu$ A I<sub>DD</sub> increase typically, RTC clock source is 1 kHz LPO clock.

4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

### 4.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following Freescale applications notes, available on **freescale.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

## 4.2 Switching specifications

### 4.2.1 Control timing

#### Table 5. Control timing

Num	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	System and core clock	f <sub>Sys</sub>	DC	—	48	MHz
2	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )	f <sub>Bus</sub>	DC	_	24	MHz
3	Internal low power oscillator frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
4	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	1.5 ×	_	_	ns
			t <sub>cyc</sub>			

Table continues on the next page...

#### KEA128 Sub-Family Data Sheet, Rev4, 09/2014.



#### Thermal specifications

Function	Symbol	Min	Мах	Unit
External clock period	t <sub>TCLK</sub>	4	—	t <sub>cyc</sub>
External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
External clock low time	t <sub>ciki</sub>	1.5	_	t <sub>cyc</sub>
Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

Table 6. FTM input timing (continued)




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

## 4.3 Thermal specifications

### 4.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.



where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

## 5 Peripheral operating requirements and behaviors

## 5.1 Core modules

### 5.1.1 SWD electricals

 Table 8.
 SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	24	MHz
J2	SWD_CLK cycle period	1/J1		ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	_	ns
J11	SWD_CLK high to SWD_DIO data valid		35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5		ns




Figure 13. Serial wire clock input timing






Figure 14. Serial wire data timing

## 5.2 External oscillator (OSC) and ICS characteristics

#### Table 9. OSC and ICS specifications (temperature range = -40 to 125 °C ambient)

Num	0	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	Crystal or	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	resonator frequency	High range (RANGE = 1)	f <sub>hi</sub>	4	_	24	MHz
2	L	oad capacitors	C1, C2		See Note <sup>2</sup>		
3	Feedback resistor	Low Frequency, Low-Power Mode <sup>3</sup>	R <sub>F</sub>				ΜΩ
		Low Frequency, High-Gain Mode	-		10		MΩ
		High Frequency, Low-Power Mode			1		ΜΩ
		High Frequency, High-Gain Mode			1	—	ΜΩ
4	Series resistor -	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	—	0	_	kΩ
	Low Frequency	High-Gain Mode			200		kΩ
5	Series resistor - High Frequency	Low-Power Mode <sup>3</sup>	R <sub>S</sub>		0	_	kΩ
	Series resistor -	4 MHz		_	0	—	kΩ
	High Frequency, High-Gain Mode	8 MHz		_	0	_	kΩ



rempheral operating requirements and behaviors




Figure 15. Typical crystal or resonator circuit

## 5.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
Supply voltage for program/erase –40 °C to 125 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
Supply voltage for read operation	V <sub>Read</sub>	2.7	—	5.5	V
NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	24	MHz
NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
Erase Verify All Blocks	t <sub>VFYALL</sub>	—	—	2605	t <sub>cyc</sub>
Erase Verify Flash Block	t <sub>RD1BLK</sub>	—	—	2579	t <sub>cyc</sub>
Erase Verify Flash Section	t <sub>RD1SEC</sub>	—	—	485	t <sub>cyc</sub>
Read Once	t <sub>RDONCE</sub>	—	—	464	t <sub>cyc</sub>
Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.13	0.31	ms
Program Flash (4 word)	t <sub>PGM4</sub>	0.21	0.21	0.49	ms
Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
Erase All Blocks	t <sub>ERSALL</sub>	95.42	100.18	100.30	ms
Erase Flash Block	t <sub>ERSBLK</sub>	95.42	100.18	100.30	ms
Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.09	ms
Unsecure Flash	t <sub>UNSECU</sub>	95.42	100.19	100.31	ms
Verify Backdoor Access Key	t <sub>VFYKEY</sub>	—	—	482	t <sub>cyc</sub>
Set User Margin Level	t <sub>MLOADU</sub>	—	-	415	t <sub>cyc</sub>
FLASH Program/erase endurance $T_L$ to $T_H$ = -40 °C to 125 °C	N <sub>FLPE</sub>	10 k	100 k	—	Cycles

Table 10. Flash characteristics



#### Peripheral operating requirements and behaviors

Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100		years

#### Table 10. Flash characteristics (continued)

1. Minimum times are based on maximum  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

2. Typical times are based on typical  $f_{\text{NVMOP}}$  and maximum  $f_{\text{NVMBUS}}$ 

3. Maximum times are based on typical  $f_{\text{NVMOP}}$  and typical  $f_{\text{NVMBUS}}$  plus aging

4.  $t_{cyc} = 1 / f_{NVMBUS}$ 

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

## 5.4 Analog

### 5.4.1 ADC characteristics

 Table 11. 5 V 12-bit ADC operating conditions

Characteri stic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment
Reference	• Low	V <sub>REFL</sub>	V <sub>SSA</sub>	—	V <sub>DDA</sub> /2	V	—
potential	• High	V <sub>REFH</sub>	$V_{DDA}/2$	—	V <sub>DDA</sub>		
Supply	Absolute	V <sub>DDA</sub>	2.7	—	5.5	V	—
voltage	Delta to $V_{DD}$ ( $V_{DD}$ - $V_{DDA}$ )	$\Delta V_{DDA}$	-100	0	+100	mV	-
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	-
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	-
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	-
Analog source	<ul> <li>12-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul>	R <sub>AS</sub>	_	_	2	kΩ	External to MCU
resistance	• f <sub>ADCK</sub> < 4 MHz				5		
	<ul> <li>10-bit mode</li> <li>f<sub>ADCK</sub> &gt; 4 MHz</li> </ul>		—	_	5		
	• f <sub>ADCK</sub> < 4 MHz		_	—	10		
	8-bit mode		—	—	10		
	(all valid f <sub>ADCK</sub> )						
ADC	High speed (ADLPC=0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4	—	4.0		

KEA128 Sub-Family Data Sheet, Rev4, 09/2014.



#### rempheral operating requirements and behaviors

1. Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 16. ADC input impedance equivalency diagram

Table 12.	12-bit ADC characteristics	(V <sub>REFH</sub> =	V <sub>DDA</sub> , V	/ <sub>REFL</sub> = V <sub>SSA</sub> )
-----------	----------------------------	----------------------	----------------------	--

<b>a</b>				- 1		
Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Supply current		I <sub>DDA</sub>	_	133	—	μA
ADLPC = 1						
ADLSMP = 1						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	218	_	μA
ADLPC = 1						
ADLSMP = 0						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	327	_	μA
ADLPC = 0						
ADLSMP = 1						
ADCO = 1						
Supply current		I <sub>DDA</sub>	_	582	990	μA
ADLPC = 0						
ADLSMP = 0						
ADCO = 1						
Supply current	Stop, reset, module off	I <sub>DDA</sub>	_	0.011	1	μA



Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit
ADC asynchronous clock source	High speed (ADLPC = 0)	f <sub>ADACK</sub>	2	3.3	5	MHz
	Low power (ADLPC = 1)		1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	t <sub>ADC</sub>	_	20	—	ADCK cycles
	Long sample (ADLSMP = 1)		_	40		
Sample time	Short sample (ADLSMP = 0)	t <sub>ADS</sub>	_	3.5		ADCK cycles
	Long sample (ADLSMP = 1)		_	23.5		
Total unadjusted Error <sup>2</sup>	12-bit mode	E <sub>TUE</sub>	_	±5.0	_	LSB <sup>3</sup>
	10-bit mode	1		±1.5	_	
	8-bit mode		_	±0.8	—	
Differential Non-		DNL	_	±1.5	_	LSB <sup>3</sup>
Liniarity	10-bit mode		_	±0.4	_	
	8-bit mode		_	±0.15	_	
Integral Non-Linearity	12-bit mode	INL	_	±1.5	_	LSB <sup>3</sup>
	10-bit mode		—	±0.4	—	
	8-bit mode		_	±0.15	_	
Zero-scale error <sup>4</sup>	12-bit mode	E <sub>ZS</sub>	—	±1.0	_	LSB <sup>3</sup>
	10-bit mode		_	±0.2	_	
	8-bit mode			±0.35	—	
Full-scale error <sup>5</sup>	12-bit mode	E <sub>FS</sub>	—	±2.5	—	LSB <sup>3</sup>
	10-bit mode		—	±0.3	—	
	8-bit mode		—	±0.25	—	
Quantization error	≤12 bit modes	EQ	_		±0.5	LSB <sup>3</sup>
Input leakage error <sup>6</sup>	all modes	E <sub>IL</sub>		I <sub>In</sub> x R <sub>AS</sub>		mV
Temp sensor slope	-40 °C–25 °C	m	—	3.266		mV/°C
	25 °C–125 °C		_	3.638		
Temp sensor voltage	25 °C	V <sub>TEMP25</sub>	_	1.396		V

- 1. Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. Includes quantization
- 3. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 4.  $V_{ADIN} = V_{SSA}$ 5.  $V_{ADIN} = V_{DDA}$
- 6. I<sub>In</sub> = leakage current (refer to DC characteristics)



rempheral operating requirements and behaviors

### 5.4.2 Analog comparator (ACMP) electricals Table 13. Comparator electrical specifications

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage	V <sub>DDA</sub>	2.7	—	5.5	V
Supply current (Operation mode)	I <sub>DDA</sub>	—	10	20	μA
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub> - 0.3	_	V <sub>DDA</sub>	V
Analog input offset voltage	V <sub>AIO</sub>	—	_	40	mV
Analog comparator hysteresis (HYST=0)	V <sub>H</sub>		15	20	mV
Analog comparator hysteresis (HYST=1)	V <sub>H</sub>		20	30	mV
Supply current (Off mode)	IDDAOFF	—	60	—	nA
Propagation Delay	t <sub>D</sub>	—	0.4	1	μs

## 5.5 Communication interfaces

## 5.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$ , unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	f <sub>Bus</sub> /2048	f <sub>Bus</sub> /2	Hz	f <sub>Bus</sub> is the bus clock
2	t <sub>SPSCK</sub>	SPSCK period	2 x t <sub>Bus</sub>	2048 x t <sub>Bus</sub>	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1/2	—	t <sub>SPSCK</sub>	—
4	t <sub>Lag</sub>	Enable lag time	1/2	_	t <sub>SPSCK</sub>	—
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> – 30	1024 x t <sub>Bus</sub>	ns	—
6	t <sub>SU</sub>	Data setup time (inputs)	8	_	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	8	_	ns	_
8	t <sub>v</sub>	Data valid (after SPSCK edge)	_	25	ns	—
9	t <sub>HO</sub>	Data hold time (outputs)	20		ns	—

Table 14. SPI master mode timing



#### rempheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f <sub>op</sub>	Frequency of operation	0	f <sub>Bus</sub> /4	Hz	f <sub>Bus</sub> is the bus clock as defined in Control timing.
2	t <sub>SPSCK</sub>	SPSCK period	4 x t <sub>Bus</sub>	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t <sub>Lead</sub>	Enable lead time	1	—	t <sub>Bus</sub>	-
4	t <sub>Lag</sub>	Enable lag time	1	—	t <sub>Bus</sub>	-
5	t <sub>WSPSCK</sub>	Clock (SPSCK) high or low time	t <sub>Bus</sub> - 30	—	ns	-
6	t <sub>SU</sub>	Data setup time (inputs)	15	—	ns	—
7	t <sub>HI</sub>	Data hold time (inputs)	25	—	ns	-
8	t <sub>a</sub>	Slave access time	—	t <sub>Bus</sub>	ns	Time to data active from high-impedance state
9	t <sub>dis</sub>	Slave MISO disable time	—	t <sub>Bus</sub>	ns	Hold time to high- impedance state
10	t <sub>v</sub>	Data valid (after SPSCK edge)		25	ns	—
11	t <sub>HO</sub>	Data hold time (outputs)	0	—	ns	—
12	t <sub>RI</sub>	Rise time input		t <sub>Bus</sub> - 25	ns	—
	t <sub>FI</sub>	Fall time input				
13	t <sub>RO</sub>	Rise time output	_	25	ns	-
	t <sub>FO</sub>	Fall time output				

### Table 15.SPI slave mode timing





Figure 19. SPI slave mode timing (CPHA = 0)





NOTE: Not defined



### 5.5.2 MSCAN

Table 16. MSCAN wake-up pulse characteristics

Parameter	Symbol	Min	Тур	Мах	Unit
MSCAN wakeup dominant pulse filtered	t <sub>WUP</sub>	-	-	1.5	μs
MSCAN wakeup dominant pulse pass	t <sub>WUP</sub>	5	-	-	μs

## 6 Dimensions

## 6.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **freescale.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number		
64-pin LQFP	98ASS23234W		
80-pin LQFP	98ASS23237W		



# 7 Pinout

# 7.1 Signal multiplexing and pin assignments

For the pin muxing details see section Signal Multiplexing and Signal Descriptions of KEA128 Reference Manual.

# 8 Revision History

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
Rev. 1	11 March 2014	Initial Release
Rev. 2	18 June 2014	<ul> <li>Parameter Classification section is removed.</li> <li>Classification column is removed from all the tables in the document.</li> <li>New section added - Supply current characteristics.</li> </ul>
Rev. 3	18 July 2014	<ul> <li>Added supported part numbers.</li> <li>ESD handling ratings section is updated.</li> <li>Figures in DC characteristics section are updated.</li> <li>Specs updated in following tables: <ul> <li>Table 9.</li> </ul> </li> </ul>
Rev. 4	03 Sept 2014	Data Sheet type changed to     "Technical Data".

### Table 17. Revision History