

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 3625 |
| Number of Logic Elements/Cells | 29000 |
| Total RAM Bits | 396288 |
| Number of I/O | 472 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-30e-5f672c |

Features

■ flexiFLASH™ Architecture

- Instant-on
- Infinitely reconfigurable
- Single chip
- FlashBAK™ technology
- Serial TAG memory
- Design security

■ Live Update Technology

- TransFR™ technology
- Secure updates with 128 bit AES encryption
- Dual-boot with external SPI

■ sysDSP™ Block

- Three to eight blocks for high performance Multiply and Accumulate
- 12 to 32 18x18 multipliers
- Each block supports one 36x36 multiplier or four 18x18 or eight 9x9 multipliers

■ Embedded and Distributed Memory

- Up to 885 Kbits sysMEM™ EBR
- Up to 83 Kbits Distributed RAM

■ sysCLOCK™ PLLs

- Up to four analog PLLs per device
- Clock multiply, divide and phase shifting

■ Flexible I/O Buffer

- sysIO™ buffer supports:
 - LVCMOS 33/25/18/15/12; LVTTTL
 - SSTL 33/25/18 class I, II
 - HSTL15 class I; HSTL18 class I, II
 - PCI
 - LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS

■ Pre-engineered Source Synchronous Interfaces

- DDR / DDR2 interfaces up to 200 MHz
- 7:1 LVDS interfaces support display applications
- XGMII

■ Density And Package Options

- 5k to 40k LUT4s, 86 to 540 I/Os
- csBGA, TQFP, PQFP, ftBGA and fpBGA packages
- Density migration supported

■ Flexible Device Configuration

- SPI (master and slave) Boot Flash Interface
- Dual Boot Image supported
- Soft Error Detect (SED) macro embedded

■ System Level Support

- IEEE 1149.1 and IEEE 1532 Compliant
- On-chip oscillator for initialization & general use
- Devices operate with 1.2V power supply

Table 1-1. LatticeXP2 Family Selection Guide

| Device | XP2-5 | XP2-8 | XP2-17 | XP2-30 | XP2-40 |
|--------------------------------------|-------|-------|--------|--------|--------|
| LUTs (K) | 5 | 8 | 17 | 29 | 40 |
| Distributed RAM (KBits) | 10 | 18 | 35 | 56 | 83 |
| EBR SRAM (KBits) | 166 | 221 | 276 | 387 | 885 |
| EBR SRAM Blocks | 9 | 12 | 15 | 21 | 48 |
| sysDSP Blocks | 3 | 4 | 5 | 7 | 8 |
| 18 x 18 Multipliers | 12 | 16 | 20 | 28 | 32 |
| V _{CC} Voltage | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| GPLL | 2 | 2 | 4 | 4 | 4 |
| Max Available I/O | 172 | 201 | 358 | 472 | 540 |
| Packages and I/O Combinations | | | | | |
| 132-Ball csBGA (8 x 8 mm) | 86 | 86 | | | |
| 144-Pin TQFP (20 x 20 mm) | 100 | 100 | | | |
| 208-Pin PQFP (28 x 28 mm) | 146 | 146 | 146 | | |
| 256-Ball ftBGA (17 x 17 mm) | 172 | 201 | 201 | 201 | |
| 484-Ball fpBGA (23 x 23 mm) | | | 358 | 363 | 363 |
| 672-Ball fpBGA (27 x 27 mm) | | | | 472 | 540 |

Introduction

LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architecture referred to as flexiFLASH.

The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.

The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.

Lattice Diamond® design software allows large and complex designs to be efficiently implemented using the LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE™ modules for the LatticeXP2 family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Architecture Overview

Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-DSP™ Digital Signal Processing blocks as shown in Figure 2-1.

On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks. In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memory is not required, and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory Blocks at user request.

There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addition, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.


The LatticeXP2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.

The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided between banks two and three.

This family also provides an on-chip oscillator. LatticeXP2 devices use 1.2V as their core voltage.

Figure 2-1. Simplified Block Diagram, LatticeXP2-17 Device (Top Level)




PFU Blocks

The core of the LatticeXP2 device is made up of logic blocks in two forms, PFUs and PFFs. PFUs can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. PFF blocks can be programmed to perform logic, arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered Slice 0 through Slice 3, as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.

Figure 2-2. PFU Diagram



Slice

Slice 0 through Slice 2 contain two 4-input combinatorial Look-Up Tables (LUT4), which feed two registers. Slice 3 contains two LUT4s and no registers. For PFUs, Slice 0 and Slice 2 can also be configured as distributed memory, a capability not available in PFF blocks. Table 2-1 shows the capability of the slices in both PFF and PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured as positive/negative edge triggered or level sensitive clocks.

Table 2-1. Resources and Modes Available per Slice

| Slice | PFU BBlock | | PFF Block | |
|---------|-------------------------|-------------------------|-------------------------|--------------------|
| | Resources | Modes | Resources | Modes |
| Slice 0 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 1 | 2 LUT4s and 2 Registers | Logic, Ripple, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 2 | 2 LUT4s and 2 Registers | Logic, Ripple, RAM, ROM | 2 LUT4s and 2 Registers | Logic, Ripple, ROM |
| Slice 3 | 2 LUT4s | Logic, ROM | 2 LUT4s | Logic, ROM |

Slice 0 through Slice 2 have 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six to routing and one to carry-chain (to the adjacent PFU). Slice 3 has 13 input signals from routing and four signals to routing. Table 2-2 lists the signals associated with Slice 0 to Slice 2.

Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as LUT4s. A LUT4 has 16 possible input combinations. Four-input logic functions are generated by programming the LUT4. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger LUTs such as LUT6, LUT7 and LUT8, can be constructed by concatenating two or more slices. Note that a LUT8 requires more than four slices.

Ripple Mode

Ripple mode allows efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with async clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two carry signals, FCI and FCO, are generated per slice in this mode, allowing fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed Single Port RAM (SPR) can be constructed using each LUT block in Slice 0 and Slice 2 as a 16x1-bit memory. Slice 1 is used to provide memory address and control signals. A 16x2-bit Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice as the read-only port.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information on using RAM in LatticeXP2 devices, please see TN1137, [LatticeXP2 Memory Usage Guide](#).

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| | SPR 16X4 | PDPR 16X4 |
|------------------|----------|-----------|
| Number of slices | 3 | 3 |

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM


ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in the ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

Primary Clock Routing

The clock routing structure in LatticeXP2 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources are connected to these muxes. Figure 2-9 shows the clock routing for one quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally.

Figure 2-9. Per Quadrant Primary Clock Selection




Dynamic Clock Select (DCS)

The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources without any glitches or runt pulses. This is achieved irrespective of when the select signal is toggled. There are two DCS blocks per quadrant; in total, eight DCS blocks per device. The inputs to the DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7 (see Figure 2-9).

Figure 2-10 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information on the DCS, please see TN1126, [LatticeXP2 sysCLOCK PLL Design and Usage Guide](#).

Figure 2-10. DCS Waveforms



Secondary Clock/Control Routing

Secondary clocks in the LatticeXP2 devices are region-based resources. The benefit of region-based resources is the relatively low injection delay and skew within the region, as compared to primary clocks. EBR rows, DSP rows and a special vertical routing channel bound the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP block in the DSP row or the center of the DSP row. Figure 2-11 shows this special vertical routing channel and the eight secondary clock regions for the LatticeXP2-40.

LatticeXP2-30 and smaller devices have six secondary clock regions. All devices in the LatticeXP2 family have four secondary clocks (SC0 to SC3) which are distributed to every region.

The secondary clock muxes are located in the center of the device. Figure 2-12 shows the mux structure of the secondary clock routing. Secondary clocks SC0 to SC3 are used for clock and control and SC4 to SC7 are used for high fan-out signals.

Figure 2-11. Secondary Clock Regions XP2-40





Figure 2-12. Secondary Clock Selection



Slice Clock Selection

Figure 2-13 shows the clock selections and Figure 2-14 shows the control selections for Slice0 through Slice2. All the primary clocks and the four secondary clocks are routed to this clock selection mux. Other signals, via routing, can be used as clock inputs to the slices. Slice controls are generated from the secondary clocks or other signals connected via routing.

If none of the signals are selected for both clock and control, then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

Figure 2-13. Slice0 through Slice2 Clock Selection





Figure 2-16. FlashBAK Technology



Memory Cascading

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.


EBR memory supports two forms of write behavior for single port or dual port operation:

1. Normal – Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
2. Write Through – A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. GSRN, the global reset signal, resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-17.

Figure 2-17. Memory Core Reset




DLL Calibrated DQS Delay Block

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock, referred to as DQS, is not free-running, and this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only, as shown in Figure 2-30) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figure 2-30 and Figure 2-31 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of 6-bit bus calibration signals from two dedicated DLLs (DDR_DLL) on opposite sides of the device. Each DLL compensates DQS delays in its half of the device as shown in Figure 2-30. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

Figure 2-30. Edge Clock, DLL Calibration and DQS Local Bus Distribution



sysIO Single-Ended DC Electrical Characteristics

Over Recommended Operating Conditions

| Input/Output Standard | V_{IL} | | V_{IH} | | V_{OL} | V_{OH} | I_{OL}^1 (mA) | I_{OH}^1 (mA) |
|-----------------------|----------|-------------------|-------------------|----------|----------------|-------------------|------------------|-----------------------|
| | Min. (V) | Max. (V) | Min. (V) | Max. (V) | Max. (V) | Min. (V) | | |
| LVCMOS33 | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 20, 16, 12, 8, 4 | -20, -16, -12, -8, -4 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVTTTL33 | -0.3 | 0.8 | 2.0 | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 20, 16, 12, 8, 4 | -20, -16, -12, -8, -4 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS25 | -0.3 | 0.7 | 1.7 | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 20, 16, 12, 8, 4 | -20, -16, -12, -8, -4 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS18 | -0.3 | $0.35 V_{CCIO}$ | $0.65 V_{CCIO}$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 16, 12, 8, 4 | -16, -12, -8, -4 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS15 | -0.3 | $0.35 V_{CCIO}$ | $0.65 V_{CCIO}$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 8, 4 | -8, -4 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| LVCMOS12 | -0.3 | $0.35 V_{CC}$ | $0.65 V_{CC}$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 6, 2 | -6, -2 |
| | | | | | 0.2 | $V_{CCIO} - 0.2$ | 0.1 | -0.1 |
| PCI33 | -0.3 | $0.3 V_{CCIO}$ | $0.5 V_{CCIO}$ | 3.6 | $0.1 V_{CCIO}$ | $0.9 V_{CCIO}$ | 1.5 | -0.5 |
| SSTL33_I | -0.3 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | 0.7 | $V_{CCIO} - 1.1$ | 8 | -8 |
| SSTL33_II | -0.3 | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | 3.6 | 0.5 | $V_{CCIO} - 0.9$ | 16 | -16 |
| SSTL25_I | -0.3 | $V_{REF} - 0.18$ | $V_{REF} + 0.18$ | 3.6 | 0.54 | $V_{CCIO} - 0.62$ | 7.6 | -7.6 |
| | | | | | | | 12 | -12 |
| SSTL25_II | -0.3 | $V_{REF} - 0.18$ | $V_{REF} + 0.18$ | 3.6 | 0.35 | $V_{CCIO} - 0.43$ | 15.2 | -15.2 |
| | | | | | | | 20 | -20 |
| SSTL18_I | -0.3 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 6.7 | -6.7 |
| SSTL18_II | -0.3 | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | 3.6 | 0.28 | $V_{CCIO} - 0.28$ | 8 | -8 |
| | | | | | | | 11 | -11 |
| HSTL15_I | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 4 | -4 |
| | | | | | | | 8 | -8 |
| HSTL18_I | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 8 | -8 |
| | | | | | | | 12 | -12 |
| HSTL18_II | -0.3 | $V_{REF} - 0.1$ | $V_{REF} + 0.1$ | 3.6 | 0.4 | $V_{CCIO} - 0.4$ | 16 | -16 |

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed $n * 8\text{mA}$, where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

MLVDS

The LatticeXP2 devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.

Figure 3-5. MLVDS (Reduced Swing Differential Standard)




Table 3-5. MLVDS DC Conditions¹

| Parameter | Description | Typical | | Units |
|------------|---|----------------|----------------|----------|
| | | $Z_o=50\Omega$ | $Z_o=70\Omega$ | |
| V_{CCIO} | Output Driver Supply (+/-5%) | 2.50 | 2.50 | V |
| Z_{OUT} | Driver Impedance | 10.00 | 10.00 | Ω |
| R_S | Driver Series Resistor (+/-1%) | 35.00 | 35.00 | Ω |
| R_{TL} | Driver Parallel Resistor (+/-1%) | 50.00 | 70.00 | Ω |
| R_{TR} | Receiver Termination (+/-1%) | 50.00 | 70.00 | Ω |
| V_{OH} | Output High Voltage (After R_{TL}) | 1.52 | 1.60 | V |
| V_{OL} | Output Low Voltage (After R_{TL}) | 0.98 | 0.90 | V |
| V_{OD} | Output Differential Voltage (After R_{TL}) | 0.54 | 0.70 | V |
| V_{CM} | Output Common Mode Voltage | 1.25 | 1.25 | V |
| I_{DC} | DC Output Current | 21.74 | 20.00 | mA |

1. For input buffer, see LVDS table.

For further information on LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see details of additional technical information at the end of this data sheet.


LatticeXP2 External Switching Characteristics (Continued)

Over Recommended Operating Conditions

| Parameter | Description | Device | -7 | | -6 | | -5 | | Units |
|--|--|--------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{HE} | Clock to Data Hold - PIO Input Register | XP2-5 | 1.00 | — | 1.30 | — | 1.60 | — | ns |
| | | XP2-8 | 1.00 | — | 1.30 | — | 1.60 | — | ns |
| | | XP2-17 | 1.00 | — | 1.30 | — | 1.60 | — | ns |
| | | XP2-30 | 1.20 | — | 1.60 | — | 1.90 | — | ns |
| | | XP2-40 | 1.20 | — | 1.60 | — | 1.90 | — | ns |
| t_{SU_DELE} | Clock to Data Setup - PIO Input Register with Data Input Delay | XP2-5 | 1.00 | — | 1.30 | — | 1.60 | — | ns |
| | | XP2-8 | 1.00 | — | 1.30 | — | 1.60 | — | ns |
| | | XP2-17 | 1.00 | — | 1.30 | — | 1.60 | — | ns |
| | | XP2-30 | 1.20 | — | 1.60 | — | 1.90 | — | ns |
| | | XP2-40 | 1.20 | — | 1.60 | — | 1.90 | — | ns |
| t_{H_DELE} | Clock to Data Hold - PIO Input Register with Input Data Delay | XP2-5 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | XP2-8 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | XP2-17 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | XP2-30 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | XP2-40 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| f_{MAX_IOE} | Clock Frequency of I/O and PFU Register | XP2 | — | 420 | — | 357 | — | 311 | MHz |
| General I/O Pin Parameters (using Primary Clock with PLL)¹ | | | | | | | | | |
| t_{COPLL} | Clock to Output - PIO Output Register | XP2-5 | — | 3.00 | — | 3.30 | — | 3.70 | ns |
| | | XP2-8 | — | 3.00 | — | 3.30 | — | 3.70 | ns |
| | | XP2-17 | — | 3.00 | — | 3.30 | — | 3.70 | ns |
| | | XP2-30 | — | 3.00 | — | 3.30 | — | 3.70 | ns |
| | | XP2-40 | — | 3.00 | — | 3.30 | — | 3.70 | ns |
| t_{SUPLL} | Clock to Data Setup - PIO Input Register | XP2-5 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | XP2-8 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | XP2-17 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | XP2-30 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | XP2-40 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| t_{HPLL} | Clock to Data Hold - PIO Input Register | XP2-5 | 0.90 | — | 1.10 | — | 1.30 | — | ns |
| | | XP2-8 | 0.90 | — | 1.10 | — | 1.30 | — | ns |
| | | XP2-17 | 0.90 | — | 1.10 | — | 1.30 | — | ns |
| | | XP2-30 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| | | XP2-40 | 1.00 | — | 1.20 | — | 1.40 | — | ns |
| t_{SU_DELPLL} | Clock to Data Setup - PIO Input Register with Data Input Delay | XP2-5 | 1.90 | — | 2.10 | — | 2.30 | — | ns |
| | | XP2-8 | 1.90 | — | 2.10 | — | 2.30 | — | ns |
| | | XP2-17 | 1.90 | — | 2.10 | — | 2.30 | — | ns |
| | | XP2-30 | 2.00 | — | 2.20 | — | 2.40 | — | ns |
| | | XP2-40 | 2.00 | — | 2.20 | — | 2.40 | — | ns |


EBR Timing Diagrams

Figure 3-6. Read/Write Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-7. Read/Write Mode with Input and Output Registers



FlashBAK Time (from EBR to Flash)

Over Recommended Operating Conditions


| Device | EBR Density (Bits) | Time (Typ.) | Units |
|--------|--------------------|-------------|-------|
| XP2-5 | 166K | 1.5 | s |
| XP2-8 | 221K | 1.5 | s |
| XP2-17 | 276K | 1.5 | s |
| XP2-30 | 387K | 2.0 | s |
| XP2-40 | 885K | 3.0 | s |

JTAG Port Timing Specifications

Over Recommended Operating Conditions

| Symbol | Parameter | Min. | Max. | Units |
|---------------|--|------|------|-------|
| f_{MAX} | TCK Clock Frequency | — | 25 | MHz |
| t_{BTCP} | TCK [BSCAN] clock pulse width | 40 | — | ns |
| t_{BTCPH} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t_{BTCPL} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t_{BTS} | TCK [BSCAN] setup time | 8 | — | ns |
| t_{BTH} | TCK [BSCAN] hold time | 10 | — | ns |
| t_{BTRF} | TCK [BSCAN] rise/fall time | 50 | — | mV/ns |
| t_{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| $t_{BTCODIS}$ | TAP controller falling edge of clock to valid disable | — | 10 | ns |
| t_{BTCOEN} | TAP controller falling edge of clock to valid enable | — | 10 | ns |
| t_{BTCRS} | BSCAN test capture register setup time | 8 | — | ns |
| t_{BTCRH} | BSCAN test capture register hold time | 25 | — | ns |
| t_{BUTCO} | BSCAN test update register, falling edge of clock to valid output | — | 25 | ns |
| $t_{BTUODIS}$ | BSCAN test update register, falling edge of clock to valid disable | — | 25 | ns |
| $t_{BTUPOEN}$ | BSCAN test update register, falling edge of clock to valid enable | — | 25 | ns |

Figure 3-10. JTAG Port Timing Waveforms



Signal Descriptions (Cont.)

| Signal Name | I/O | Description |
|---|-----|---|
| TDO | O | Output pin. Test Data Out pin used to shift data out of a device using 1149.1. |
| VCCJ | — | Power supply pin for JTAG Test Access Port. |
| Configuration Pads (Used during sysCONFIG) | | |
| CFG[1:0] | I | Mode pins used to specify configuration mode values latched on rising edge of INITN. During configuration, an internal pull-up is enabled. |
| INITN ¹ | I/O | Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. |
| PROGRAMN | I | Initiates configuration sequence when asserted low. This pin always has an active pull-up. |
| DONE | I/O | Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. |
| CCLK | I/O | Configuration Clock for configuring an FPGA in sysCONFIG mode. |
| SISPI ² | I/O | Input data pin in slave SPI mode and Output data pin in Master SPI mode. |
| SOSPI ² | I/O | Output data pin in slave SPI mode and Input data pin in Master SPI mode. |
| CSSPIN ² | O | Chip select for external SPI Flash memory in Master SPI mode. This pin has a weak internal pull-up. |
| CSSPISN | I | Chip select in Slave SPI mode. This pin has a weak internal pull-up. |
| TOE | I | Test Output Enable tristates all I/O pins when driven low. This pin has a weak internal pull-up, but when not used an external pull-up to V _{CC} is recommended. |

1. If not actively driven, the internal pull-up may not be sufficient. An external pull-up resistor of 4.7k to 10k Ω is recommended.
2. When using the device in Master SPI mode, it must be mutually exclusive from JTAG operations (i.e. TCK tied to GND) or the JTAG TCK must be free-running when used in a system JTAG test environment. If Master SPI mode is used in conjunction with a JTAG download cable, the device power cycle is required after the cable is unplugged.

Pin Information Summary

| Pin Type | | XP2-5 | | | | XP2-8 | | | | XP2-17 | | | XP2-30 | | | XP2-40 | |
|---|-----------|-----------|----------|----------|-----------|-----------|----------|----------|-----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| | | 132 csBGA | 144 TQFP | 208 PQFP | 256 ftBGA | 132 csBGA | 144 TQFP | 208 PQFP | 256 ftBGA | 208 PQFP | 256 ftBGA | 484 fpBGA | 256 ftBGA | 484 fpBGA | 672 fpBGA | 484 fpBGA | 672 fpBGA |
| Single Ended User I/O | | 86 | 100 | 146 | 172 | 86 | 100 | 146 | 201 | 146 | 201 | 358 | 201 | 363 | 472 | 363 | 540 |
| Differential Pair User I/O | Normal | 35 | 39 | 57 | 66 | 35 | 39 | 57 | 77 | 57 | 77 | 135 | 77 | 137 | 180 | 137 | 204 |
| | Highspeed | 8 | 11 | 16 | 20 | 8 | 11 | 16 | 23 | 16 | 23 | 44 | 23 | 44 | 56 | 44 | 66 |
| Configuration | TAP | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 |
| | Muxed | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 | 9 |
| | Dedicated | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Non Configuration | Muxed | 5 | 5 | 7 | 7 | 7 | 7 | 9 | 9 | 11 | 11 | 21 | 7 | 11 | 13 | 11 | 13 |
| | Dedicated | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Vcc | | 6 | 4 | 9 | 6 | 6 | 4 | 9 | 6 | 9 | 6 | 16 | 6 | 16 | 20 | 16 | 20 |
| Vccaux | | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 8 | 4 | 8 | 8 | 8 | 8 |
| VCCPLL | | 2 | 2 | 2 | - | 2 | 2 | 2 | - | 4 | - | - | - | - | - | - | - |
| VCCIO | Bank0 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank1 | 1 | 1 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank3 | 1 | 1 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank4 | 1 | 1 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank5 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank6 | 1 | 1 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| | Bank7 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 4 | 2 | 4 | 4 | 4 | 4 |
| GND, GND0-GND7 | | 15 | 15 | 20 | 20 | 15 | 15 | 22 | 20 | 22 | 20 | 56 | 20 | 56 | 64 | 56 | 64 |
| NC | | - | - | 4 | 31 | - | - | 2 | 2 | - | 2 | 7 | 2 | 2 | 69 | 2 | 1 |
| Single Ended/ Differential I/O per Bank | Bank0 | 18/9 | 20/10 | 20/10 | 26/13 | 18/9 | 20/10 | 20/10 | 28/14 | 20/10 | 28/14 | 52/26 | 28/14 | 52/26 | 70/35 | 52/26 | 70/35 |
| | Bank1 | 4/2 | 6/3 | 18/9 | 18/9 | 4/2 | 6/3 | 18/9 | 22/11 | 18/9 | 22/11 | 36/18 | 22/11 | 36/18 | 54/27 | 36/18 | 70/35 |
| | Bank2 | 16/8 | 18/9 | 18/9 | 22/11 | 16/8 | 18/9 | 18/9 | 26/13 | 18/9 | 26/13 | 46/23 | 26/13 | 46/23 | 56/28 | 46/23 | 64/32 |
| | Bank3 | 4/2 | 4/2 | 16/8 | 20/10 | 4/2 | 4/2 | 16/8 | 24/12 | 16/8 | 24/12 | 44/22 | 24/12 | 46/23 | 56/28 | 46/23 | 66/33 |
| | Bank4 | 8/4 | 8/4 | 18/9 | 18/9 | 8/4 | 8/4 | 18/9 | 26/13 | 18/9 | 26/13 | 36/18 | 26/13 | 38/19 | 54/27 | 38/19 | 70/35 |
| | Bank5 | 14/7 | 18/9 | 20/10 | 24/12 | 14/7 | 18/9 | 20/10 | 24/12 | 20/10 | 24/12 | 52/26 | 24/12 | 53/26 | 70/35 | 53/26 | 70/35 |
| | Bank6 | 6/3 | 8/4 | 18/9 | 22/11 | 6/3 | 8/4 | 18/9 | 27/13 | 18/9 | 27/13 | 46/23 | 27/13 | 46/23 | 56/28 | 46/23 | 66/33 |
| | Bank7 | 16/8 | 18/9 | 18/9 | 22/11 | 16/8 | 18/9 | 18/9 | 24/12 | 18/9 | 24/12 | 46/23 | 24/12 | 46/23 | 56/28 | 46/23 | 64/32 |
| True LVDS Pairs Bonding Out per Bank | Bank0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank2 | 3 | 4 | 4 | 5 | 3 | 4 | 4 | 6 | 4 | 6 | 11 | 6 | 11 | 14 | 11 | 16 |
| | Bank3 | 1 | 1 | 4 | 5 | 1 | 1 | 4 | 6 | 4 | 6 | 11 | 6 | 11 | 14 | 11 | 17 |
| | Bank4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank5 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Bank6 | 1 | 2 | 4 | 5 | 1 | 2 | 4 | 6 | 4 | 6 | 11 | 6 | 11 | 14 | 11 | 17 |
| | Bank7 | 3 | 4 | 4 | 5 | 3 | 4 | 4 | 5 | 4 | 5 | 11 | 5 | 11 | 14 | 11 | 16 |
| DDR Banks Bonding Out per I/O Bank ¹ | Bank0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 3 | 1 | 2 | 4 | 2 | 4 |
| | Bank1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 1 | 2 | 3 | 2 | 4 |
| | Bank2 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 1 | 3 | 3 | 3 | 4 |
| | Bank3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 1 | 3 | 3 | 3 | 4 |
| | Bank4 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 1 | 2 | 3 | 2 | 4 |
| | Bank5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 3 | 1 | 2 | 4 | 2 | 4 |
| | Bank6 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 1 | 3 | 3 | 3 | 4 |
| | Bank7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 1 | 3 | 3 | 3 | 4 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-30E-5FTN256C | 1.2V | -5 | Lead-Free ftBGA | 256 | COM | 30 |
| LFXP2-30E-6FTN256C | 1.2V | -6 | Lead-Free ftBGA | 256 | COM | 30 |
| LFXP2-30E-7FTN256C | 1.2V | -7 | Lead-Free ftBGA | 256 | COM | 30 |
| LFXP2-30E-5FN484C | 1.2V | -5 | Lead-Free fpBGA | 484 | COM | 30 |
| LFXP2-30E-6FN484C | 1.2V | -6 | Lead-Free fpBGA | 484 | COM | 30 |
| LFXP2-30E-7FN484C | 1.2V | -7 | Lead-Free fpBGA | 484 | COM | 30 |
| LFXP2-30E-5FN672C | 1.2V | -5 | Lead-Free fpBGA | 672 | COM | 30 |
| LFXP2-30E-6FN672C | 1.2V | -6 | Lead-Free fpBGA | 672 | COM | 30 |
| LFXP2-30E-7FN672C | 1.2V | -7 | Lead-Free fpBGA | 672 | COM | 30 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-40E-5FN484C | 1.2V | -5 | Lead-Free fpBGA | 484 | COM | 40 |
| LFXP2-40E-6FN484C | 1.2V | -6 | Lead-Free fpBGA | 484 | COM | 40 |
| LFXP2-40E-7FN484C | 1.2V | -7 | Lead-Free fpBGA | 484 | COM | 40 |
| LFXP2-40E-5FN672C | 1.2V | -5 | Lead-Free fpBGA | 672 | COM | 40 |
| LFXP2-40E-6FN672C | 1.2V | -6 | Lead-Free fpBGA | 672 | COM | 40 |
| LFXP2-40E-7FN672C | 1.2V | -7 | Lead-Free fpBGA | 672 | COM | 40 |

Industrial

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-5E-5MN132I | 1.2V | -5 | Lead-Free csBGA | 132 | IND | 5 |
| LFXP2-5E-6MN132I | 1.2V | -6 | Lead-Free csBGA | 132 | IND | 5 |
| LFXP2-5E-5TN144I | 1.2V | -5 | Lead-Free TQFP | 144 | IND | 5 |
| LFXP2-5E-6TN144I | 1.2V | -6 | Lead-Free TQFP | 144 | IND | 5 |
| LFXP2-5E-5QN208I | 1.2V | -5 | Lead-Free PQFP | 208 | IND | 5 |
| LFXP2-5E-6QN208I | 1.2V | -6 | Lead-Free PQFP | 208 | IND | 5 |
| LFXP2-5E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 5 |
| LFXP2-5E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 5 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-8E-5MN132I | 1.2V | -5 | Lead-Free csBGA | 132 | IND | 8 |
| LFXP2-8E-6MN132I | 1.2V | -6 | Lead-Free csBGA | 132 | IND | 8 |
| LFXP2-8E-5TN144I | 1.2V | -5 | Lead-Free TQFP | 144 | IND | 8 |
| LFXP2-8E-6TN144I | 1.2V | -6 | Lead-Free TQFP | 144 | IND | 8 |
| LFXP2-8E-5QN208I | 1.2V | -5 | Lead-Free PQFP | 208 | IND | 8 |
| LFXP2-8E-6QN208I | 1.2V | -6 | Lead-Free PQFP | 208 | IND | 8 |
| LFXP2-8E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 8 |
| LFXP2-8E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 8 |