# Lattice Semiconductor Corporation - LFXP2-30E-7F484C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	3625
Number of Logic Elements/Cells	29000
Total RAM Bits	396288
Number of I/O	363
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-30e-7f484c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Introduction

LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architecture referred to as flexiFLASH.

The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.

The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.

Lattice Diamond<sup>®</sup> design software allows large and complex designs to be efficiently implemented using the LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE<sup>™</sup> modules for the LatticeXP2 family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.







# **PFU Blocks**

The core of the LatticeXP2 device is made up of logic blocks in two forms, PFUs and PFFs. PFUs can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. PFF blocks can be programmed to perform logic, arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered Slice 0 through Slice 3, as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.



Figure 2-4. General Purpose PLL (GPLL) Diagram



Table 2-4 provides a description of the signals in the GPLL blocks.

Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic)
RST	I	"1" to reset PLL counters, VCO, charge pumps and M-dividers
RSTK	I	"1" to reset K-divider
DPHASE [3:0]	I	DPA Phase Adjust input
DDDUTY [3:0]	I	DPA Duty Cycle Select input
WRDEL	I	DPA Fine Delay Adjust input
CLKOS	0	PLL output clock to clock tree (phase shifted/duty cycle changed)
CLKOP	0	PLL output clock to clock tree (no phase shift)
CLKOK	0	PLL output to clock tree through secondary clock divider
CLKOK2	0	PLL output to clock tree (CLKOP divided by 3)
LOCK	0	"1" indicates PLL LOCK to CLKI

# **Clock Dividers**

LatticeXP2 devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a ÷2, ÷4 or ÷8 mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The clock dividers can be fed from the CLKOP output from the GPLLs or from the Edge Clocks (ECLK). The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets the input and forces all outputs to low. The RELEASE signal releases outputs to the input clock. For further information on clock dividers, please see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide. Figure 2-5 shows the clock divider connections.



LatticeXP2-30 and smaller devices have six secondary clock regions. All devices in the LatticeXP2 family have four secondary clocks (SC0 to SC3) which are distributed to every region.

The secondary clock muxes are located in the center of the device. Figure 2-12 shows the mux structure of the secondary clock routing. Secondary clocks SC0 to SC3 are used for clock and control and SC4 to SC7 are used for high fan-out signals.







For further information on the sysMEM EBR block, please see TN1137, LatticeXP2 Memory Usage Guide.

## **EBR Asynchronous Reset**

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the low-to-high transition of the reset signal, as shown in Figure 2-18. The GSR input to the EBR is always asynchronous.



Reset	
Clock	
Clock —————— Enable	

If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

# sysDSP™ Block

The LatticeXP2 family provides a sysDSP block making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications include Bit Correlators, Fast Fourier Transform (FFT) functions, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/Decoder, Turbo Encoder/ Decoder and Convolutional Encoder/Decoder. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

### sysDSP Block Approach Compare to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LatticeXP2 family, on the other hand, has many DSP blocks that support different data-widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2-19 compares the fully serial and the mixed parallel and serial implementations.



# MAC sysDSP Element

In this case, the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers but the output register is always enabled. The output register is used to store the accumulated value. The Accumulators in the DSP blocks in LatticeXP2 family can be initialized dynamically. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-21 shows the MAC sysDSP element.

### Figure 2-21. MAC sysDSP





### **IPexpress**<sup>™</sup>

The user can access the sysDSP block via the Lattice IPexpress tool, which provides the option to configure each DSP module (or group of modules), or by direct HDL instantiation. In addition, Lattice has partnered with The Math-Works<sup>®</sup> to support instantiation in the Simulink<sup>®</sup> tool, a graphical simulation environment. Simulink works with Diamond to dramatically shorten the DSP design cycle in Lattice FPGAs.

# **Optimized DSP Functions**

Lattice provides a library of optimized DSP IP functions. Some of the IP cores planned for the LatticeXP2 DSP include the Bit Correlator, FFT functions, FIR Filter, Reed-Solomon Encoder/Decoder, Turbo Encoder/Decoder and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available DSP IP cores.

### **Resources Available in the LatticeXP2 Family**

Table 2-8 shows the maximum number of multipliers for each member of the LatticeXP2 family. Table 2-9 shows the maximum available EBR RAM Blocks and Serial TAG Memory bits in each LatticeXP2 device. EBR blocks, together with Distributed RAM can be used to store variables locally for fast DSP operations.

Device	DSP Block	9x9 Multiplier	18x18 Multiplier	36x36 Multiplier
XP2-5	3	24	12	3
XP2-8	4	32	16	4
XP2-17	5	40	20	5
XP2-30	7	56	28	7
XP2-40	8	64	32	8

#### Table 2-8. Maximum Number of DSP Blocks in the LatticeXP2 Family

Table 2-9. Embedded SRAM/TAG Memor	v in the LatticeXP2 Family

Device	EBR SRAM Block	Total EBR SRAM (Kbits)	TAG Memory (Bits)
XP2-5	9	166	632
XP2-8	12	221	768
XP2-17	15	276	2184
XP2-30	21	387	2640
XP2-40	48	885	3384

### LatticeXP2 DSP Performance

Table 2-10 lists the maximum performance in Millions of MAC (MMAC) operations per second for each member of the LatticeXP2 family.

#### Table 2-10. DSP Performance

Device	DSP Block	DSP Performance MMAC
XP2-5	3	3,900
XP2-8	4	5,200
XP2-17	5	6,500
XP2-30	7	9,100
XP2-40	8	10,400

For further information on the sysDSP block, please see TN1140, <u>LatticeXP2 sysDSP Usage Guide</u>.



The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.





# **Output Register Block**

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The blocks on the PIOs on the left, right and bottom contain registers for SDR operation that are combined with an additional latch for DDR operation. Figure 2-27 shows the diagram of the Output Register Block for PIOs.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, ONEG0 and OPOS0 are fed into registers on the positive edge of the clock. At the next clock cycle the registered OPOS0 is latched. A multiplexer running off the same clock cycle selects the correct register to feed the output (D0).

By combining output blocks of the complementary PIOs and sharing some registers from input blocks, a gearbox function can be implemented, to take four data streams ONEG0A, ONEG1A, ONEG1B and ONEG1B. Figure 2-27



### Tristate Register Block

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-27 shows the Tristate Register Block with the Output Block

In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as Dtype or latch. In DDR mode, ONEG1 and OPOS1 are fed into registers on the positive edge of the clock. Then in the next clock the registered OPOS1 is latched. A multiplexer running off the same clock cycle selects the correct register for feeding to the output (D0).

### **Control Logic Block**

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock signal is selected from general purpose routing, ECLK1, ECLK2 or a DQS signal (from the programmable DQS pin) and is provided to the input register block. The clock can optionally be inverted.

# **DDR Memory Support**

PICs have additional circuitry to allow implementation of high speed source synchronous and DDR memory interfaces.

PICs have registered elements that support DDR memory interfaces. Interfaces on the left and right edges are designed for DDR memories that support 16 bits of data, whereas interfaces on the top and bottom are designed for memories that support 18 bits of data. One of every 16 PIOs on the left and right and one of every 18 PIOs on the top and bottom contain delay elements to facilitate the generation of DQS signals. The DQS signals feed the DQS buses which span the set of 16 or 18 PIOs. Figure 2-28 and Figure 2-29 show the DQS pin assignments in each set of PIOs.

The exact DQS pins are shown in a dual function in the Logic Signal Connections table in this data sheet. Additional detail is provided in the Signal Descriptions table. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. For additional information on using DDR memory support please see TN1138, <u>LatticeXP2 High Speed I/O Interface</u>.



# Figure 2-28. DQS Input Routing (Left and Right)

	PIO A		PADA "T"
	PIO B		PADB "C"
	PIO A		PADA "T"
	PIO B	· · · · ·	PADB "C"
	PIO A		PADA "T"
	PIO B	↓+	PADB "C"
	PIO A		PADA "T"
	PIO B	┃┣	PADB "C"
DOG	PIO A	sysIO Buffer	
<ul> <li>■ DQ5</li> </ul>		Delay	LVDS Pair
+ DQS	PIO B	Delay	LVDS Pair
↓ DQS	PIO B PIO A		PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair
	→ PIO B → PIO A → PIO B		PADA "1"       LVDS Pair       PADB "C"       PADA "T"       LVDS Pair       LVDS Pair       PADA "C"
	→ PIO B     → PIO A     → PIO B     → PIO A		PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair
			PADA T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair LVDS Pair PADB "C"
			PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"

Figure 2-29. DQS Input Routing (Top and Bottom)

	PIO A		PADA "T"
	PIO B	+	PADB "C"
	PIO A		PADA "T"
	PIO B	· · · · ·	PADB "C"
<b>—</b>	PIO A		PADA "T" LVDS Pair
	PIO B	→	PADB "C"
<b>—</b>	PIO A		PADA "T"
<u> </u>	PIO B	→	PADB "C"
	PIO A	syslO Buffer	·
DQS		Palay	
•		Delay	LVDS Pair
	PIO B		LVDS Pair I I PADB "C" I
	PIO B PIO A		LVDS Pair I PADB "C"
	→ PIO B → PIO A → PIO B		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"
	→ PIO B → PIO A → PIO B → PIO A		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair
	→ PIO B → PIO A → PIO B → PIO A → PIO B		LVDS Pair         PADB "C"         PADA "T"         LVDS Pair         PADB "C"         PADA "T"         LVDS Pair I         PADA "T"         PADA "C"
	→ PIO B → PIO A → PIO A → PIO A → PIO A → PIO B → PIO A		LVDS Pair PADA "T" LVDS Pair PADA "T" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T" LVDS Pair
			LVDS Pair   PADA "T" LVDS Pair PADA "T" PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair   PADB "C"
			LVDS Pair PADA "T" LVDS Pair PADB "C" PADB "C" PADB "C" PADB "C" PADB "C" PADB "C" PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T" LVDS Pair



### **DLL Calibrated DQS Delay Block**

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock, referred to as DQS, is not free-running, and this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only, as shown in Figure 2-30) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figure 2-30 and Figure 2-31 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of 6-bit bus calibration signals from two dedicated DLLs (DDR\_DLL) on opposite sides of the device. Each DLL compensates DQS delays in its half of the device as shown in Figure 2-30. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.



Figure 2-30. Edge Clock, DLL Calibration and DQS Local Bus Distribution



### Figure 2-31. DQS Local Bus



\*DQSXFERDEL shifts ECLK1 by 90% and is not associated with a particular PIO.

# **Polarity Control Logic**

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the READ cycle) is unknown. The LatticeXP2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block and requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.



### Table 2-12. Supported Input Standards

Input Standard	V <sub>REF</sub> (Nom.)	V <sub>CCIO</sub> <sup>1</sup> (Nom.)		
Single Ended Interfaces				
LVTTL	_	—		
LVCMOS33	_	_		
LVCMOS25	_	_		
LVCMOS18	_	1.8		
LVCMOS15	_	1.5		
LVCMOS12	_	_		
PCI33	_	_		
HSTL18 Class I, II	0.9	_		
HSTL15 Class I	0.75	_		
SSTL33 Class I, II	1.5	_		
SSTL25 Class I, II	1.25	_		
SSTL18 Class I, II	0.9	_		
Differential Interfaces				
Differential SSTL18 Class I, II	_	_		
Differential SSTL25 Class I, II		—		
Differential SSTL33 Class I, II		—		
Differential HSTL15 Class I		—		
Differential HSTL18 Class I, II		—		
LVDS, MLVDS, LVPECL, BLVDS, RSDS	_	—		

1. When not specified,  $V_{CCIO}$  can be set anywhere in the valid operating range (page 3-1).



### Table 2-13. Supported Output Standards

Output Standard	Drive	V <sub>CCIO</sub> (Nom.)		
Single-ended Interfaces				
LVTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3		
LVCMOS33	4mA, 8mA, 12mA 16mA, 20mA	3.3		
LVCMOS25	4mA, 8mA, 12mA, 16mA, 20mA	2.5		
LVCMOS18	4mA, 8mA, 12mA, 16mA	1.8		
LVCMOS15	4mA, 8mA	1.5		
LVCMOS12	2mA, 6mA	1.2		
LVCMOS33, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—		
LVCMOS25, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—		
LVCMOS18, Open Drain	4mA, 8mA, 12mA 16mA			
LVCMOS15, Open Drain	4mA, 8mA	—		
LVCMOS12, Open Drain	2mA, 6mA			
PCI33	N/A	3.3		
HSTL18 Class I, II	N/A	1.8		
HSTL15 Class I	N/A	1.5		
SSTL33 Class I, II	N/A	3.3		
SSTL25 Class I, II	N/A	2.5		
SSTL18 Class I, II	N/A	1.8		
Differential Interfaces				
Differential SSTL33, Class I, II	N/A	3.3		
Differential SSTL25, Class I, II	N/A	2.5		
Differential SSTL18, Class I, II	N/A	1.8		
Differential HSTL18, Class I, II	N/A	1.8		
Differential HSTL15, Class I	N/A	1.5		
LVDS <sup>1, 2</sup>	N/A	2.5		
MLVDS <sup>1</sup>	N/A	2.5		
BLVDS <sup>1</sup>	N/A	2.5		
LVPECL <sup>1</sup>	N/A	3.3		
RSDS <sup>1</sup>	N/A	2.5		
LVCMOS33D1	4mA, 8mA, 12mA, 16mA, 20mA	3.3		

1. Emulated with external resistors.

2. On the left and right edges, LVDS outputs are supported with a dedicated differential output driver on 50% of the I/Os. This solution does not require external resistors at the driver.

# **Hot Socketing**

LatticeXP2 devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Power supplies can be sequenced in any order. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the LatticeXP2 ideal for many multiple power supply and hot-swap applications.

# IEEE 1149.1-Compliant Boundary Scan Testability

All LatticeXP2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in



and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage  $V_{CCJ}$  and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards. For more information, please see TN1141, LatticeXP2 sysCONFIG Usage Guide.

# flexiFLASH Device Configuration

The LatticeXP2 devices combine Flash and SRAM on a single chip to provide users with flexibility in device programming and configuration. Figure 2-33 provides an overview of the arrangement of Flash and SRAM configuration cells within the device. The remainder of this section provides an overview of these capabilities. See TN1141, LatticeXP2 sysCONFIG Usage Guide for a more detailed description.



Figure 2-33. Overview of Flash and SRAM Configuration Cells Within LatticeXP2 Devices

At power-up, or on user command, data is transferred from the on-chip Flash memory to the SRAM configuration cells that control the operation of the device. This is done with massively parallel buses enabling the parts to operate within microseconds of the power supplies reaching valid levels; this capability is referred to as Instant-On.

The on-chip Flash enables a single-chip solution eliminating the need for external boot memory. This Flash can be programmed through either the JTAG or Slave SPI ports of the device. The SRAM configuration space can also be infinitely reconfigured through the JTAG and Master SPI ports. The JTAG port is IEEE 1149.1 and IEEE 1532 compliant.

As described in the EBR section of the data sheet, the FlashBAK capability of the parts enables the contents of the EBR blocks to be written back into the Flash storage area without erasing or reprogramming other aspects of the device configuration. Serial TAG memory is also available to allow the storage of small amounts of data such as calibration coefficients and error codes.

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM only FPGAs. This is further enhanced by device locking. The device can be in one of three modes:



# sysIO Differential Electrical Characteristics LVDS

Parameter	Description	Test Conditions	Min.	Тур.	Max.	Units
V <sub>INP</sub> , V <sub>INM</sub>	Input Voltage		0	_	2.4	V
V <sub>CM</sub>	Input Common Mode Voltage	Half the Sum of the Two Inputs	0.05	_	2.35	V
V <sub>THD</sub>	Differential Input Threshold	Difference Between the Two Inputs	+/-100	_	—	mV
I <sub>IN</sub>	Input Current	Power On or Power Off			+/-10	μA
V <sub>OH</sub>	Output High Voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 Ohm	_	1.38	1.60	V
V <sub>OL</sub>	Output Low Voltage for $V_{OP}$ or $V_{OM}$	R <sub>T</sub> = 100 Ohm	0.9V	1.03	—	V
V <sub>OD</sub>	Output Voltage Differential	(V <sub>OP</sub> - V <sub>OM</sub> ), R <sub>T</sub> = 100 Ohm	250	350	450	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> Between High and Low		_	_	50	mV
V <sub>OS</sub>	Output Voltage Offset	(V <sub>OP</sub> + V <sub>OM</sub> )/2, R <sub>T</sub> = 100 Ohm	1.125	1.20	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> Between H and L			_	50	mV
I <sub>SA</sub>	Output Short Circuit Current	V <sub>OD</sub> = 0V Driver Outputs Shorted to Ground	_	_	24	mA
I <sub>SAB</sub>	Output Short Circuit Current	V <sub>OD</sub> = 0V Driver Outputs Shorted to Each Other	_	_	12	mA

#### **Over Recommended Operating Conditions**

# Differential HSTL and SSTL

Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

For further information on LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see details in additional technical notes listed at the end of this data sheet.

# LVDS25E

The top and bottom sides of LatticeXP2 devices support LVDS outputs via emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.







# RSDS

The LatticeXP2 devices support differential RSDS standard. This standard is emulated using complementary LVC-MOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



### Figure 3-4. RSDS (Reduced Swing Differential Standard)

#### Table 3-4. RSDS DC Conditions<sup>1</sup>

Parameter	Description	Typical	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	294	Ω
R <sub>P</sub>	Driver Parallel Resistor (+/-1%)	121	Ω
R <sub>T</sub>	Receiver Termination (+/-1%)	100	Ω
V <sub>OH</sub>	Output High Voltage (After R <sub>P</sub> )	1.35	V
V <sub>OL</sub>	Output Low Voltage (After R <sub>P</sub> )	1.15	V
V <sub>OD</sub>	Output Differential Voltage (After R <sub>P</sub> )	0.20	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	101.5	Ω
I <sub>DC</sub>	DC Output Current	3.66	mA

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.



# LatticeXP2 Internal Switching Characteristics<sup>1</sup> (Continued)

		-7		-6		-5		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>RST_PIO</sub>	Asynchronous reset time for PFU Logic	—	0.386	—	0.419	—	0.452	ns
t <sub>DEL</sub>	Dynamic Delay Step Size	0.035	0.035	0.035	0.035	0.035	0.035	ns
EBR Timing	· · · · · ·							
t <sub>CO_EBR</sub>	Clock (Read) to Output from Address or Data	_	2.774	_	3.142	_	3.510	ns
t <sub>COO_EBR</sub>	Clock (Write) to Output from EBR Output Register	_	0.360	—	0.408	—	0.456	ns
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory (Write Clk)	-0.167	_	-0.198	_	-0.229	_	ns
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory (Write Clk)	0.194	—	0.231	_	0.267	—	ns
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memory (Write Clk)	-0.117	—	-0.137	_	-0.157	—	ns
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory (Write Clk)	0.157	—	0.182	_	0.207	—	ns
t <sub>SUWREN_EBR</sub>	Setup Write/Read Enable to EBR Memory (Write/Read Clk)	-0.135	—	-0.159	_	-0.182	—	ns
t <sub>HWREN_EBR</sub>	Hold Write/Read Enable to EBR Memory (Write/Read Clk)	0.158	—	0.186	_	0.214	_	ns
t <sub>SUCE_EBR</sub>	Clock Enable Setup Time to EBR Output Register (Read Clk)	0.144	—	0.160	_	0.176	_	ns
t <sub>HCE_EBR</sub>	Clock Enable Hold Time to EBR Output Register (Read Clk)	-0.097	—	-0.113	_	-0.129	_	ns
t <sub>RSTO_EBR</sub>	Reset To Output Delay Time from EBR Output Register (Asynchro- nous)	_	1.156	_	1.341	_	1.526	ns
t <sub>SUBE_EBR</sub>	Byte Enable Set-Up Time to EBR Output Register	-0.117	—	-0.137	_	-0.157	_	ns
t <sub>HBE_EBR</sub>	Byte Enable Hold Time to EBR Output Register Dynamic Delay on Each PIO	0.157	_	0.182	_	0.207	_	ns
t <sub>RSTREC_EBR</sub>	Asynchronous reset recovery time for EBR	0.233	—	0.291		0.347	—	ns
t <sub>RST_EBR</sub>	Asynchronous reset time for EBR	—	1.156	—	1.341	_	1.526	ns
PLL Parameters								
t <sub>RSTKREC_PLL</sub>	After RSTK De-assert, Recovery Time Before Next Clock Edge Can Toggle K-divider Counter	1.000	_	1.000		1.000	_	ns
t <sub>RSTREC_PLL</sub>	After RST De-assert, Recovery Time Before Next Clock Edge Can Toggle M-divider Counter (Applies to M-Divider Portion of RST Only <sup>2</sup> )	1.000	_	1.000	_	1.000	_	ns
DSP Block Timing								
t <sub>SUI_DSP</sub>	Input Register Setup Time	0.135	—	0.151	—	0.166	—	ns
t <sub>HI_DSP</sub>	Input Register Hold Time	0.021	—	-0.006	—	-0.031	—	ns
t <sub>SUP_DSP</sub>	Pipeline Register Setup Time	2.505	—	2.784	—	3.064	—	ns

# **Over Recommended Operating Conditions**







Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.



# Flash Download Time (from On-Chip Flash to SRAM)

### **Over Recommended Operating Conditions**

Symbol	Parameter		Min.	Тур.	Max.	Units
	PROGRAMN Low-to- High. Transition to Done High.	XP2-5	—	1.8	2.1	ms
		XP2-8	—	1.9	2.3	ms
		XP2-17	—	1.7	2.0	ms
		XP2-30	—	2.0	2.1	ms
<b>t</b>		XP2-40	—	2.0	2.3	ms
'REFRESH	Power-up refresh when PROGRAMN is pulled up to $V_{CC}$ ( $V_{CC}=V_{CC}$ Min)	XP2-5	—	1.8	2.1	ms
		XP2-8	—	1.9	2.3	ms
		XP2-17	—	1.7	2.0	ms
		XP2-30	—	2.0	2.1	ms
		XP2-40		2.0	2.3	ms

# Flash Program Time

### **Over Recommended Operating Conditions**

			Program Time		
Device	Flash Density		Тур.	Units	
	1.2M	TAG	1.0	ms	
XF2-5		Main Array	1.1	S	
	2.0M	TAG	1.0	ms	
AF 2-0		Main Array	1.4	S	
VP0 17	3.6M	TAG	1.0	ms	
AF2-17		Main Array	1.8	S	
	6.0M	TAG	2.0	ms	
XF2-30		Main Array	3.0	S	
VP2 40	8.0M	TAG	2.0	ms	
ΛΓ <b>2</b> -40		Main Array	4.0	S	

# **Flash Erase Time**

# **Over Recommended Operating Conditions**

	Flash Density		Erase Time	
Device			Тур.	Units
	1.2M	TAG	1.0	s
XI 2-3		Main Array	3.0	s
	2.0M	TAG	1.0	S
AF 2-0		Main Array	4.0	s
	3.6M	TAG	1.0	s
XI 2-17		Main Array	5.0	S
	6.0M	TAG	2.0	s
XI 2-30		Main Array	7.0	s
XP2-40	8.0M	TAG	2.0	S
XI 2-40		Main Array	9.0	S