E.J. Lattice Semiconductor Corporation - <u>LFXP2-30E-7FN672C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Active |
|--------------------------------|--|
| Number of LABs/CLBs | 3625 |
| Number of Logic Elements/Cells | 29000 |
| Total RAM Bits | 396288 |
| Number of I/O | 472 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-30e-7fn672c |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



LatticeXP2 Family Data Sheet Introduction

February 2012

Features

- flexiFLASH[™] Architecture
 - Instant-on
 - Infinitely reconfigurable
 - Single chip
 - FlashBAK[™] technology
 - Serial TAG memory
 - Design security

Live Update Technology

- TransFR[™] technology
- Secure updates with 128 bit AES encryption
- Dual-boot with external SPI

■ sysDSP[™] Block

- Three to eight blocks for high performance Multiply and Accumulate
- 12 to 32 18x18 multipliers
- Each block supports one 36x36 multiplier or four 18x18 or eight 9x9 multipliers

Embedded and Distributed Memory

- Up to 885 Kbits sysMEM[™] EBR
- Up to 83 Kbits Distributed RAM

■ sysCLOCK[™] PLLs

- Up to four analog PLLs per device
- Clock multiply, divide and phase shifting

Flexible I/O Buffer

- sysIO[™] buffer supports:
 - LVCMOS 33/25/18/15/12; LVTTL
 - SSTL 33/25/18 class I, II
 - HSTL15 class I; HSTL18 class I, II
 - PCI
 - LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS
- Pre-engineered Source Synchronous Interfaces
 - DDR / DDR2 interfaces up to 200 MHz
 - 7:1 LVDS interfaces support display applications
 - XGMII
- Density And Package Options
 - 5k to 40k LUT4s, 86 to 540 I/Os
 - csBGA, TQFP, PQFP, ftBGA and fpBGA packages
 - Density migration supported
- Flexible Device Configuration
 - SPI (master and slave) Boot Flash Interface
 - Dual Boot Image supported
 - Soft Error Detect (SED) macro embedded

System Level Support

- IEEE 1149.1 and IEEE 1532 Compliant
- · On-chip oscillator for initialization & general use
- Devices operate with 1.2V power supply

| Device | XP2-5 | XP2-8 | XP2-17 | XP2-30 | XP2-40 |
|-------------------------------|-------|-------|--------|--------|--------|
| LUTs (K) | 5 | 8 | 17 | 29 | 40 |
| Distributed RAM (KBits) | 10 | 18 | 35 | 56 | 83 |
| EBR SRAM (KBits) | 166 | 221 | 276 | 387 | 885 |
| EBR SRAM Blocks | 9 | 12 | 15 | 21 | 48 |
| sysDSP Blocks | 3 | 4 | 5 | 7 | 8 |
| 18 x 18 Multipliers | 12 | 16 | 20 | 28 | 32 |
| V _{CC} Voltage | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| GPLL | 2 | 2 | 4 | 4 | 4 |
| Max Available I/O | 172 | 201 | 358 | 472 | 540 |
| Packages and I/O Combinations | | | | | • |
| 132-Ball csBGA (8 x 8 mm) | 86 | 86 | | | |
| 144-Pin TQFP (20 x 20 mm) | 100 | 100 | | | |
| 208-Pin PQFP (28 x 28 mm) | 146 | 146 | 146 | | |
| 256-Ball ftBGA (17 x17 mm) | 172 | 201 | 201 | 201 | |
| 484-Ball fpBGA (23 x 23 mm) | | | 358 | 363 | 363 |
| 672-Ball fpBGA (27 x 27 mm) | | | | 472 | 540 |

Table 1-1. LatticeXP2 Family Selection Guide

Data Sheet DS1009

^{© 2012} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LatticeXP2 Family Data Sheet Architecture

August 2014

Data Sheet DS1009

Architecture Overview

Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM[™] Embedded Block RAM (EBR) and a row of sys-DSP[™] Digital Signal Processing blocks as shown in Figure 2-1.

On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks. In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG[™] peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memory is not required, and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an "instant-on" capability that allows easy interfacing in many applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory Blocks at user request.

There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addition, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.

The LatticeXP2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.

The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided between banks two and three.

This family also provides an on-chip oscillator. LatticeXP2 devices use 1.2V as their core voltage.

^{© 2014} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as LUT4s. A LUT4 has 16 possible input combinations. Fourinput logic functions are generated by programming the LUT4. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger LUTs such as LUT6, LUT7 and LUT8, can be constructed by concatenating two or more slices. Note that a LUT8 requires more than four slices.

Ripple Mode

Ripple mode allows efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with async clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two carry signals, FCI and FCO, are generated per slice in this mode, allowing fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed Single Port RAM (SPR) can be constructed using each LUT block in Slice 0 and Slice 2 as a 16x1-bit memory. Slice 1 is used to provide memory address and control signals. A 16x2-bit Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice as the read-only port.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information on using RAM in LatticeXP2 devices, please see TN1137, <u>LatticeXP2 Memory Usage Guide</u>.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| Number of slices | 3 3 | |
|------------------|-----|--|

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in the ROM mode. Preloading is accomplished through the programming interface during PFU configuration.



Routing

There are many resources provided in the LatticeXP2 devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) or x6 (spans seven PFU) connections. The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered to allow both short and long connections routing between PFUs.

The LatticeXP2 family has an enhanced routing architecture to produce a compact design. The Diamond design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

sysCLOCK Phase Locked Loops (PLL)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The LatticeXP2 family supports between two and four full featured General Purpose PLLs (GPLL). The architecture of the GPLL is shown in Figure 2-4.

CLKI, the PLL reference frequency, is provided either from the pin or from routing; it feeds into the Input Clock Divider block. CLKFB, the feedback signal, is generated from CLKOP (the primary clock output) or from a user clock pin/logic. CLKFB feeds into the Feedback Divider and is used to multiply the reference frequency.

Both the input path and feedback signals enter the Voltage Controlled Oscillator (VCO) block. The phase and frequency of the VCO are determined from the input path and feedback signals. A LOCK signal is generated by the VCO to indicate that the VCO is locked with the input clock signal.

The output of the VCO feeds into the CLKOP Divider, a post-scalar divider. The duty cycle of the CLKOP Divider output can be fine tuned using the Duty Trim block, which creates the CLKOP signal. By allowing the VCO to operate at higher frequencies than CLKOP, the frequency range of the GPLL is expanded. The output of the CLKOP Divider is passed through the CLKOK Divider, a secondary clock divider, to generate lower frequencies for the CLKOK output. For applications that require even lower frequencies, the CLKOP signal is passed through a divide-by-three divider to produce the CLKOK2 output. The CLKOK2 output is provided for applications that use source synchronous logic. The Phase/Duty Cycle/Duty Trim block is used to adjust the phase and duty cycle of the CLKOP Divider output to generate the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted.

The clock outputs from the GPLL; CLKOP, CLKOK, CLKOK2 and CLKOS, are fed to the clock distribution network.

For further information on the GPLL please see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide.



LatticeXP2-30 and smaller devices have six secondary clock regions. All devices in the LatticeXP2 family have four secondary clocks (SC0 to SC3) which are distributed to every region.

The secondary clock muxes are located in the center of the device. Figure 2-12 shows the mux structure of the secondary clock routing. Secondary clocks SC0 to SC3 are used for clock and control and SC4 to SC7 are used for high fan-out signals.







MULTADDSUB sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. The user can enable the input, output and pipeline registers. Figure 2-22 shows the MULTADDSUB sysDSP element.

Figure 2-22. MULTADDSUB





Table 2-11. PIO Signal List

| Name | Туре | Description |
|---|---------------------------------|---|
| CE | Control from the core | Clock enables for input and output block flip-flops |
| CLK | Control from the core | System clocks for input and output blocks |
| ECLK1, ECLK2 | Control from the core | Fast edge clocks |
| LSR | Control from the core | Local Set/Reset |
| GSRN | Control from routing | Global Set/Reset (active low) |
| INCK ² | Input to the core | Input to Primary Clock Network or PLL reference inputs |
| DQS | Input to PIO | DQS signal from logic (routing) to PIO |
| INDD | Input to the core | Unregistered data input to core |
| INFF | Input to the core | Registered input on positive edge of the clock (CLK0) |
| IPOS0, IPOS1 | Input to the core | Double data rate registered inputs to the core |
| QPOS0 ¹ , QPOS1 ¹ | Input to the core | Gearbox pipelined inputs to the core |
| QNEG0 ¹ , QNEG1 ¹ | Input to the core | Gearbox pipelined inputs to the core |
| OPOS0, ONEG0, OPOS2, ONEG2 | Output data from the core | Output signals from the core for SDR and DDR operation |
| OPOS1 ONEG1 | Tristate control from the core | Signals to Tristate Register block for DDR operation |
| DEL[3:0] | Control from the core | Dynamic input delay control bits |
| TD | Tristate control from the core | Tristate signal from the core used in SDR operation |
| DDRCLKPOL | Control from clock polarity bus | Controls the polarity of the clock (CLK0) that feed the DDR input block |
| DQSXFER | Control from core | Controls signal to the Output block |

1. Signals available on left/right/bottom only.

2. Selected I/O.

PIO

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for operating in a variety of modes along with necessary clock and selection logic.

Input Register Block

The input register blocks for PIOs contain delay elements and registers that can be used to condition high-speed interface signals, such as DDR memory interfaces and source synchronous interfaces, before they are passed to the device core. Figure 2-26 shows the diagram of the input register block.

Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and, in selected blocks, the input to the DQS delay block. If an input delay is desired, designers can select either a fixed delay or a dynamic delay DEL[3:0]. The delay, if selected, reduces input register hold time requirements when using a global clock.

The input block allows three modes of operation. In the Single Data Rate (SDR) mode, the data is registered, by one of the registers in the SDR Sync register block, with the system clock. In DDR mode two registers are used to sample the data on the positive and negative edges of the DQS signal which creates two data streams, D0 and D2. D0 and D2 are synchronized with the system clock before entering the core. Further information on this topic can be found in the DDR Memory Support section of this data sheet.

By combining input blocks of the complementary PIOs and sharing registers from output blocks, a gearbox function can be implemented, that takes a double data rate signal applied to PIOA and converts it as four data streams, IPOS0A, IPOS1A, IPOS0B and IPOS1B. Figure 2-26 shows the diagram using this gearbox function. For more information on this topic, please see TN1138, LatticeXP2 High Speed I/O Interface.



The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.





Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The blocks on the PIOs on the left, right and bottom contain registers for SDR operation that are combined with an additional latch for DDR operation. Figure 2-27 shows the diagram of the Output Register Block for PIOs.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, ONEG0 and OPOS0 are fed into registers on the positive edge of the clock. At the next clock cycle the registered OPOS0 is latched. A multiplexer running off the same clock cycle selects the correct register to feed the output (D0).

By combining output blocks of the complementary PIOs and sharing some registers from input blocks, a gearbox function can be implemented, to take four data streams ONEG0A, ONEG1A, ONEG1B and ONEG1B. Figure 2-27



Hot Socketing Specifications^{1, 2, 3, 4}

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Units |
|-----------------|------------------------------|----------------------------------|------|------|------|-------|
| I _{DK} | Input or I/O Leakage Current | $0 \le V_{IN} \le V_{IH}$ (MAX.) | _ | _ | +/-1 | mA |

1. Insensitive to sequence of V_{CC} , V_{CCAUX} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} and V_{CCIO} .

2. $0 \le V_{CC} \le V_{CC}$ (MAX), $0 \le V_{CCIO} \le V_{CCIO}$ (MAX) or $0 \le V_{CCAUX} \le V_{CCAUX}$ (MAX).

3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .

4. LVCMOS and LVTTL only.

ESD Performance

Please refer to the <u>LatticeXP2 Product Family Qualification Summary</u> for complete qualification data, including ESD performance.

DC Electrical Characteristics

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Units |
|----------------------|----------------------------------|---|----------------|------|-----------------------|-------|
| I., I., ¹ | | $0 \leq V_{IN} \leq V_{CCIO}$ | — | | 10 | μΑ |
| ηL, ηΗ τ | Input of I/O Low Leakage | $V_{CCIO} \le V_{IN} \le V_{IH}$ (MAX) | — | _ | 150 | μΑ |
| I _{PU} | I/O Active Pull-up Current | $0 \le V_{IN} \le 0.7 \ V_{CCIO}$ | -30 | — | -150 | μΑ |
| I _{PD} | I/O Active Pull-down Current | V_{IL} (MAX) $\leq V_{IN} \leq V_{CCIO}$ | 30 | | 210 | μΑ |
| I _{BHLS} | Bus Hold Low Sustaining Current | $V_{IN} = V_{IL}$ (MAX) | 30 | — | — | μΑ |
| I _{BHHS} | Bus Hold High Sustaining Current | $V_{IN} = 0.7 V_{CCIO}$ | -30 | — | — | μΑ |
| I _{BHLO} | Bus Hold Low Overdrive Current | $0 \leq V_{IN} \leq V_{CCIO}$ | — | | 210 | μΑ |
| I _{BHHO} | Bus Hold High Overdrive Current | $0 \le V_{IN} \le V_{CCIO}$ | — | — | -150 | μΑ |
| V _{BHT} | Bus Hold Trip Points | | V_{IL} (MAX) | _ | V _{IH} (MIN) | V |
| C1 | I/O Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$ | — | 8 | — | pf |
| C2 | Dedicated Input Capacitance | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$ | — | 6 | — | pf |

Over Recommended Operating Conditions

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T_A 25°C, f = 1.0 MHz.



Supply Current (Standby)^{1, 2, 3, 4}

| Symbol | Parameter | Device | Typical⁵ | Units |
|--------------------|--|--|---|-------|
| | | XP2-5 | 14 | mA |
| | | neter Device Typical ⁵ XP2-5 14 XP2-8 18 XP2-17 24 XP2-30 35 XP2-40 45 XP2-8 15 XP2-8 15 XP2-8 15 XP2-8 15 XP2-17 15 XP2-30 16 XP2-30 16 XP2-40 16 xP2-40 16 xP2-30 16 XP2-40 16 xP2-5 15 | mA | |
| I _{CC} | Symbol Parameter Symbol Parameter Symbol Symbol Symol Symbol | XP2-17 | 24 | mA |
| | | XP2-30 | 35 | mA |
| | | XP2-40 | 45 | mA |
| | | XP2-5 | Device Typical ⁵ I P2-5 14 P2-8 P2-8 18 P2-17 P2-30 35 P2-230 P2-40 45 P2-25 P2-5 15 P2-26 P2-17 15 P2-26 P2-30 16 P2-26 P2-40 16 P2-26 P2-17 12 P2-26 P2-30 16 P2-26 P2-40 16 P2-26 P2-30 16 P2-26 P2-30 16 P2-26 P2-40 16 P2-26 P2-40 16 P2-26 | mA |
| | | XP2-8 | | mA |
| I _{CCAUX} | Auxiliary Power Supply Current ⁶ | XP2-17 | 15 | mA |
| | | XP2-30 | 16 | mA |
| | | XP2-40 | 16 | mA |
| I _{CCPLL} | PLL Power Supply Current (per PLL) | | 0.1 | mA |
| I _{CCIO} | Bank Power Supply Current (per bank) | | 2 | mA |
| I _{CCJ} | V _{CCJ} Power Supply Current | | 0.25 | mA |

Over Recommended Operating Conditions

1. For further information on supply current, please see TN1139, Power Estimation and Management for LatticeXP2 Devices.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.

3. Frequency 0 MHz.

4. Pattern represents a "blank" configuration data file.

5. $T_J = 25^{\circ}C$, power supplies at nominal voltage.

6. In fpBGA and ftBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual auxiliary supply current is the sum of I_{CCAUX} and I_{CCPLL}. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the auxiliary power supply.



Table 3-1. LVDS25E DC Conditions

| Parameter | Description | Typical | Units |
|-------------------|---|---------|-------|
| V _{CCIO} | Output Driver Supply (+/-5%) | 2.50 | V |
| Z _{OUT} | Driver Impedance | 20 | Ω |
| R _S | Driver Series Resistor (+/-1%) | 158 | Ω |
| R _P | Driver Parallel Resistor (+/-1%) | 140 | Ω |
| R _T | Receiver Termination (+/-1%) | 100 | Ω |
| V _{OH} | Output High Voltage (after R _P) | 1.43 | V |
| V _{OL} | Output Low Voltage (after R _P) | 1.07 | V |
| V _{OD} | Output Differential Voltage (After R _P) | 0.35 | V |
| V _{CM} | Output Common Mode Voltage | 1.25 | V |
| Z _{BACK} | Back Impedance | 100.5 | Ω |
| I _{DC} | DC Output Current | 6.03 | mA |

LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3V VCCIO. The default drive current for LVCMOS33D output is 12mA with the option to change the device strength to 4mA, 8mA, 16mA or 20mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

| Function | -7 Timing | Units |
|-----------------|-----------|-------|
| Basic Functions | | |
| 16-bit Decoder | 4.4 | ns |
| 32-bit Decoder | 5.2 | ns |
| 64-bit Decoder | 5.6 | ns |
| 4:1 MUX | 3.7 | ns |
| 8:1 MUX | 3.9 | ns |
| 16:1 MUX | 4.3 | ns |
| 32:1 MUX | 4.5 | ns |

Register-to-Register Performance

| Function | -7 Timing | Units |
|--|-----------|-------|
| Basic Functions | | |
| 16-bit Decoder | 521 | MHz |
| 32-bit Decoder | 537 | MHz |
| 64-bit Decoder | 484 | MHz |
| 4:1 MUX | 744 | MHz |
| 8:1 MUX | 678 | MHz |
| 16:1 MUX | 616 | MHz |
| 32:1 MUX | 529 | MHz |
| 8-bit Adder | 570 | MHz |
| 16-bit Adder | 507 | MHz |
| 64-bit Adder | 293 | MHz |
| 16-bit Counter | 541 | MHz |
| 32-bit Counter | 440 | MHz |
| 64-bit Counter | 321 | MHz |
| 64-bit Accumulator | 261 | MHz |
| Embedded Memory Functions | | |
| 512x36 Single Port RAM, EBR Output Registers | 315 | MHz |
| 1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers) | 315 | MHz |
| 1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers) | 231 | MHz |
| Distributed Memory Functions | | |
| 16x4 Pseudo-Dual Port RAM (One PFU) | 760 | MHz |
| 32x2 Pseudo-Dual Port RAM | 455 | MHz |
| 64x1 Pseudo-Dual Port RAM | 351 | MHz |
| DSP Functions | | |
| 18x18 Multiplier (All Registers) | 342 | MHz |
| 9x9 Multiplier (All Registers) | 342 | MHz |
| 36x36 Multiply (All Registers) | 330 | MHz |
| 18x18 Multiply/Accumulate (Input and Output Registers) | 218 | MHz |
| 18x18 Multiply-Add/Sub-Sum (All Registers) | 292 | MHz |



LatticeXP2 External Switching Characteristics

| | | | - | 7 | - | 6 | - | 5 | |
|---------------------|---|--------------|-----------------|------|------|------|------|------|-------|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| General I/O Pir | n Parameters (using Primary Clo | ck without F | PLL)1 | | | | | | |
| | | XP2-5 | | 3.80 | _ | 4.20 | _ | 4.60 | ns |
| | Clock to Output - PIO Output Register | XP2-8 | | 3.80 | | 4.20 | | 4.60 | ns |
| t _{CO} | | XP2-17 | | 3.80 | _ | 4.20 | _ | 4.60 | ns |
| | | XP2-30 | | 4.00 | _ | 4.40 | _ | 4.90 | ns |
| | | XP2-40 | | 4.00 | _ | 4.40 | | 4.90 | ns |
| | | XP2-5 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-8 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| t _{SU} | Register | XP2-17 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-30 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-40 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-5 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-8 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| t _H | Register | XP2-17 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-30 | 1.40 | | 1.70 | — | 1.90 | | ns |
| | | XP2-40 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | Clock to Data Setup - PIO Input Register with Data Input Delay | XP2-5 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-8 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| t _{SU_DEL} | | XP2-17 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-30 | 1.40 | | 1.70 | _ | 1.90 | | ns |
| | | XP2-40 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-5 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | Clock to Data Hold - PIO Input Register with Input Data Delay | XP2-8 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| t _{H_DEL} | | XP2-17 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-30 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-40 | 0.00 | | 0.00 | — | 0.00 | | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | XP2 | _ | 420 | _ | 357 | _ | 311 | MHz |
| General I/O Pir | n Parameters (using Edge Clock | without PLL | .) ¹ | | | | | | |
| | | XP2-5 | _ | 3.20 | — | 3.60 | — | 3.90 | ns |
| | | XP2-8 | | 3.20 | _ | 3.60 | _ | 3.90 | ns |
| t _{COE} | Clock to Output - PIO Output Register | XP2-17 | | 3.20 | | 3.60 | | 3.90 | ns |
| | | XP2-30 | | 3.20 | _ | 3.60 | | 3.90 | ns |
| | | XP2-40 | | 3.20 | _ | 3.60 | _ | 3.90 | ns |
| | | XP2-5 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-8 | 0.00 | | 0.00 | _ | 0.00 | | ns |
| t _{SUE} | Register | XP2-17 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | XP2-30 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-40 | 0.00 | | 0.00 | | 0.00 | | ns |

Over Recommended Operating Conditions



LatticeXP2 External Switching Characteristics (Continued)

| | | | - | 7 | - | 6 | - | 5 | |
|--------------------------|---|--------|------|------|------|------|------|------|-------|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| | | XP2-5 | 0.00 | — | 0.00 | | 0.00 | | ns |
| ^t H_DELPLL | | XP2-8 | 0.00 | — | 0.00 | | 0.00 | | ns |
| | Register with Input Data Delay | XP2-17 | 0.00 | — | 0.00 | | 0.00 | | ns |
| | | XP2-30 | 0.00 | — | 0.00 | _ | 0.00 | _ | ns |
| | | XP2-40 | 0.00 | — | 0.00 | _ | 0.00 | _ | ns |
| DDR ² and DDF | 2 ³ I/O Pin Parameters | | | | | | | | |
| t _{DVADQ} | Data Valid After DQS (DDR Read) | XP2 | — | 0.29 | — | 0.29 | — | 0.29 | UI |
| t _{DVEDQ} | Data Hold After DQS (DDR Read) | XP2 | 0.71 | — | 0.71 | _ | 0.71 | _ | UI |
| t _{DQVBS} | Data Valid Before DQS | XP2 | 0.25 | — | 0.25 | | 0.25 | | UI |
| t _{DQVAS} | Data Valid After DQS | XP2 | 0.25 | — | 0.25 | | 0.25 | | UI |
| f _{MAX_DDR} | DDR Clock Frequency | XP2 | 95 | 200 | 95 | 166 | 95 | 133 | MHz |
| f _{MAX_DDR2} | DDR Clock Frequency | XP2 | 133 | 200 | 133 | 200 | 133 | 166 | MHz |
| Primary Clock | | | | | | | | | |
| f _{MAX_PRI} | Frequency for Primary Clock Tree | XP2 | — | 420 | — | 357 | — | 311 | MHz |
| t _{W_PRI} | Clock Pulse Width for Primary Clock | XP2 | 1 | — | 1 | _ | 1 | _ | ns |
| t _{SKEW_PRI} | Primary Clock Skew Within a Bank | XP2 | _ | 160 | _ | 160 | _ | 160 | ps |
| Edge Clock (E | CLK1 and ECLK2) | | | | | | | | |
| f _{MAX_ECLK} | Frequency for Edge Clock | XP2 | _ | 420 | | 357 | | 311 | MHz |
| tw_eclk | Clock Pulse Width for Edge Clock | XP2 | 1 | _ | 1 | _ | 1 | _ | ns |
| tskew_eclk | Edge Clock Skew Within an Edge of the Device | XP2 | — | 130 | — | 130 | — | 130 | ps |

Over Recommended Operating Conditions

1. General timing numbers based on LVCMOS 2.5, 12mA, 0pf load.

2. DDR timing numbers based on SSTL25.

3. DDR2 timing numbers based on SSTL18.



EBR Timing Diagrams





Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-7. Read/Write Mode with Input and Output Registers





LatticeXP2 Family Timing Adders^{1, 2, 3, 4} (Continued)

Over Recommended Operating Conditions

| Buffer Type | Description | -7 | -6 | -5 | Units |
|---------------|---------------------------------------|-------|-------|-------|-------|
| LVCMOS25_4mA | LVCMOS 2.5 4mA drive, slow slew rate | 1.05 | 1.43 | 1.81 | ns |
| LVCMOS25_8mA | LVCMOS 2.5 8mA drive, slow slew rate | 0.78 | 1.15 | 1.52 | ns |
| LVCMOS25_12mA | LVCMOS 2.5 12mA drive, slow slew rate | 0.59 | 0.96 | 1.33 | ns |
| LVCMOS25_16mA | LVCMOS 2.5 16mA drive, slow slew rate | 0.81 | 1.18 | 1.55 | ns |
| LVCMOS25_20mA | LVCMOS 2.5 20mA drive, slow slew rate | 0.61 | 0.98 | 1.35 | ns |
| LVCMOS18_4mA | LVCMOS 1.8 4mA drive, slow slew rate | 1.01 | 1.38 | 1.75 | ns |
| LVCMOS18_8mA | LVCMOS 1.8 8mA drive, slow slew rate | 0.72 | 1.08 | 1.45 | ns |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive, slow slew rate | 0.53 | 0.90 | 1.26 | ns |
| LVCMOS18_16mA | LVCMOS 1.8 16mA drive, slow slew rate | 0.74 | 1.11 | 1.48 | ns |
| LVCMOS15_4mA | LVCMOS 1.5 4mA drive, slow slew rate | 0.96 | 1.33 | 1.71 | ns |
| LVCMOS15_8mA | LVCMOS 1.5 8mA drive, slow slew rate | -0.53 | -0.26 | 0.00 | ns |
| LVCMOS12_2mA | LVCMOS 1.2 2mA drive, slow slew rate | 0.90 | 1.27 | 1.65 | ns |
| LVCMOS12_6mA | LVCMOS 1.2 6mA drive, slow slew rate | -0.55 | -0.29 | -0.02 | ns |
| PCI33 | 3.3V PCI | -0.29 | -0.01 | 0.26 | ns |

1. Timing Adders are characterized but not tested on every device.

2. LVCMOS timing measured with the load specified in Switching Test Condition table.

3. All other standards tested according to the appropriate specifications.

4. The base parameters used with these timing adders to calculate timing are listed in the LatticeXP2 Internal Switching Characteristics table under PIO Input/Output Timing.

5. These timing adders are measured with the recommended resistor values.



Flash Download Time (from On-Chip Flash to SRAM)

Over Recommended Operating Conditions

| Symbol | Parar | neter | Min. | Тур. | Max. | Units |
|-----------------------------------|--------------------------|--------|------|------|------|-------|
| | | XP2-5 | — | 1.8 | 2.1 | ms |
| | PROGRAMN Low-to- | XP2-8 | — | 1.9 | 2.3 | ms |
| High. Transition to Done High. | High. Transition to Done | XP2-17 | — | 1.7 | 2.0 | ms |
| | High. | XP2-30 | — | 2.0 | 2.1 | ms |
| | | XP2-40 | — | 2.0 | 2.3 | ms |
| 'REFRESH | | XP2-5 | — | 1.8 | 2.1 | ms |
| | Power-up refresh when | XP2-8 | — | 1.9 | 2.3 | ms |
| | Up to Voc | XP2-17 | — | 1.7 | 2.0 | ms |
| | $(V_{CC}=V_{CC} Min)$ | XP2-30 | — | 2.0 | 2.1 | ms |
| | | XP2-40 | | 2.0 | 2.3 | ms |

Flash Program Time

Over Recommended Operating Conditions

| | | | Program Time | |
|-----------------|---------------|------------|--------------|-------|
| Device | Flash Density | | Тур. | Units |
| | 1.0M | TAG | 1.0 | ms |
| XF2-5 | 1.2101 | Main Array | 1.1 | S |
| | 2.0M | TAG | 1.0 | ms |
| AF2-0 | | Main Array | 1.4 | S |
| VP0 17 | 2.6M | TAG | 1.0 | ms |
| AF2-17 | 3.0101 | Main Array | 1.8 | S |
| | 6.014 | TAG | 2.0 | ms |
| XF2-30 | 0.0101 | Main Array | 3.0 | S |
| VP2 40 | 8 OM | TAG | 2.0 | ms |
| ΛΓ 2 -40 | 8.0101 | Main Array | 4.0 | S |

Flash Erase Time

Over Recommended Operating Conditions

| | Flash Density | | Erase Time | |
|------------|---------------|------------|------------|-------|
| Device | | | Тур. | Units |
| YP2_5 | 1.2M | TAG | 1.0 | s |
| XI 2-3 | 1.2101 | Main Array | 3.0 | s |
| XP2-8 2.0M | 2.0M | TAG | 1.0 | S |
| | 2.0101 | Main Array | 4.0 | s |
| VD2 17 | 3.6M | TAG | 1.0 | s |
| XI 2-17 | | Main Array | 5.0 | S |
| XD2-30 | 6 OM | TAG | 2.0 | s |
| XI 2-30 | 0.0101 | Main Array | 7.0 | s |
| | 8.0M | TAG | 2.0 | S |
| XI 2-40 | 0.0101 | Main Array | 9.0 | S |



Switching Test Conditions

Figure 3-11 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

Figure 3-11. Output Test Load, LVTTL and LVCMOS Standards



*CL Includes Test Fixture and Probe Capacitance

 Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition | R ₁ | R ₂ | CL | Timing Ref. | V _T |
|--|----------------|----------------|-----|-----------------------------------|-------------------|
| | | | | LVCMOS 3.3 = 1.5V | |
| | | | | LVCMOS 2.5 = $V_{CCIO}/2$ | |
| LVTTL and other LVCMOS settings (L -> H, H -> L) | ∞ | x | 0pF | LVCMOS 1.8 = V _{CCIO} /2 | |
| | | | | LVCMOS 1.5 = $V_{CCIO}/2$ | _ |
| | | | | LVCMOS 1.2 = V _{CCIO} /2 | _ |
| LVCMOS 2.5 I/O (Z -> H) | 8 | 1MΩ | | V _{CCIO} /2 | |
| LVCMOS 2.5 I/O (Z -> L) | 1MΩ | ∞ | | V _{CCIO} /2 | V _{CCIO} |
| LVCMOS 2.5 I/O (H -> Z) | 8 | 100 | | V _{OH} - 0.10 | |
| LVCMOS 2.5 I/O (L -> Z) | 100 | ∞ | | V _{OL} + 0.10 | V _{CCIO} |

Note: Output test conditions for all other interfaces are determined by the respective standards.



Lead-Free Packaging

Commercial

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-5E-5MN132C | 1.2V | -5 | Lead-Free csBGA | 132 | COM | 5 |
| LFXP2-5E-6MN132C | 1.2V | -6 | Lead-Free csBGA | 132 | COM | 5 |
| LFXP2-5E-7MN132C | 1.2V | -7 | Lead-Free csBGA | 132 | COM | 5 |
| LFXP2-5E-5TN144C | 1.2V | -5 | Lead-Free TQFP | 144 | COM | 5 |
| LFXP2-5E-6TN144C | 1.2V | -6 | Lead-Free TQFP | 144 | COM | 5 |
| LFXP2-5E-7TN144C | 1.2V | -7 | Lead-Free TQFP | 144 | COM | 5 |
| LFXP2-5E-5QN208C | 1.2V | -5 | Lead-Free PQFP | 208 | COM | 5 |
| LFXP2-5E-6QN208C | 1.2V | -6 | Lead-Free PQFP | 208 | COM | 5 |
| LFXP2-5E-7QN208C | 1.2V | -7 | Lead-Free PQFP | 208 | COM | 5 |
| LFXP2-5E-5FTN256C | 1.2V | -5 | Lead-Free ftBGA | 256 | COM | 5 |
| LFXP2-5E-6FTN256C | 1.2V | -6 | Lead-Free ftBGA | 256 | COM | 5 |
| LFXP2-5E-7FTN256C | 1.2V | -7 | Lead-Free ftBGA | 256 | COM | 5 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-8E-5MN132C | 1.2V | -5 | Lead-Free csBGA | 132 | COM | 8 |
| LFXP2-8E-6MN132C | 1.2V | -6 | Lead-Free csBGA | 132 | COM | 8 |
| LFXP2-8E-7MN132C | 1.2V | -7 | Lead-Free csBGA | 132 | COM | 8 |
| LFXP2-8E-5TN144C | 1.2V | -5 | Lead-Free TQFP | 144 | COM | 8 |
| LFXP2-8E-6TN144C | 1.2V | -6 | Lead-Free TQFP | 144 | COM | 8 |
| LFXP2-8E-7TN144C | 1.2V | -7 | Lead-Free TQFP | 144 | COM | 8 |
| LFXP2-8E-5QN208C | 1.2V | -5 | Lead-Free PQFP | 208 | COM | 8 |
| LFXP2-8E-6QN208C | 1.2V | -6 | Lead-Free PQFP | 208 | COM | 8 |
| LFXP2-8E-7QN208C | 1.2V | -7 | Lead-Free PQFP | 208 | COM | 8 |
| LFXP2-8E-5FTN256C | 1.2V | -5 | Lead-Free ftBGA | 256 | COM | 8 |
| LFXP2-8E-6FTN256C | 1.2V | -6 | Lead-Free ftBGA | 256 | COM | 8 |
| LFXP2-8E-7FTN256C | 1.2V | -7 | Lead-Free ftBGA | 256 | COM | 8 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-17E-5QN208C | 1.2V | -5 | Lead-Free PQFP | 208 | COM | 17 |
| LFXP2-17E-6QN208C | 1.2V | -6 | Lead-Free PQFP | 208 | COM | 17 |
| LFXP2-17E-7QN208C | 1.2V | -7 | Lead-Free PQFP | 208 | COM | 17 |
| LFXP2-17E-5FTN256C | 1.2V | -5 | Lead-Free ftBGA | 256 | COM | 17 |
| LFXP2-17E-6FTN256C | 1.2V | -6 | Lead-Free ftBGA | 256 | COM | 17 |
| LFXP2-17E-7FTN256C | 1.2V | -7 | Lead-Free ftBGA | 256 | COM | 17 |
| LFXP2-17E-5FN484C | 1.2V | -5 | Lead-Free fpBGA | 484 | COM | 17 |
| LFXP2-17E-6FN484C | 1.2V | -6 | Lead-Free fpBGA | 484 | COM | 17 |
| LFXP2-17E-7FN484C | 1.2V | -7 | Lead-Free fpBGA | 484 | COM | 17 |



| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-17E-5QN208I | 1.2V | -5 | Lead-Free PQFP | 208 | IND | 17 |
| LFXP2-17E-6QN208I | 1.2V | -6 | Lead-Free PQFP | 208 | IND | 17 |
| LFXP2-17E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 17 |
| LFXP2-17E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 17 |
| LFXP2-17E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 17 |
| LFXP2-17E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 17 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-30E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 30 |
| LFXP2-30E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 30 |
| LFXP2-30E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 30 |
| LFXP2-30E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 30 |
| LFXP2-30E-5FN672I | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 30 |
| LFXP2-30E-6FN672I | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 30 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-40E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 40 |
| LFXP2-40E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 40 |
| LFXP2-40E-5FN672I | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 40 |
| LFXP2-40E-6FN672I | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 40 |