# E.J. Lattice Semiconductor Corporation - <u>LFXP2-40E-6FN672I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Active   |
|--------------------------------|--|
| Number of LABs/CLBs            | 5000   |
| Number of Logic Elements/Cells | 40000  |
| Total RAM Bits                 | 906240   |
| Number of I/O                  | 540  |
| Number of Gates                | -  |
| Voltage - Supply               | 1.14V ~ 1.26V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 672-BBGA   |
| Supplier Device Package        | 672-FPBGA (27x27)  |
| Purchase URL                   | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-40e-6fn672i |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Routing

There are many resources provided in the LatticeXP2 devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) or x6 (spans seven PFU) connections. The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered to allow both short and long connections routing between PFUs.

The LatticeXP2 family has an enhanced routing architecture to produce a compact design. The Diamond design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

## sysCLOCK Phase Locked Loops (PLL)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The LatticeXP2 family supports between two and four full featured General Purpose PLLs (GPLL). The architecture of the GPLL is shown in Figure 2-4.

CLKI, the PLL reference frequency, is provided either from the pin or from routing; it feeds into the Input Clock Divider block. CLKFB, the feedback signal, is generated from CLKOP (the primary clock output) or from a user clock pin/logic. CLKFB feeds into the Feedback Divider and is used to multiply the reference frequency.

Both the input path and feedback signals enter the Voltage Controlled Oscillator (VCO) block. The phase and frequency of the VCO are determined from the input path and feedback signals. A LOCK signal is generated by the VCO to indicate that the VCO is locked with the input clock signal.

The output of the VCO feeds into the CLKOP Divider, a post-scalar divider. The duty cycle of the CLKOP Divider output can be fine tuned using the Duty Trim block, which creates the CLKOP signal. By allowing the VCO to operate at higher frequencies than CLKOP, the frequency range of the GPLL is expanded. The output of the CLKOP Divider is passed through the CLKOK Divider, a secondary clock divider, to generate lower frequencies for the CLKOK output. For applications that require even lower frequencies, the CLKOP signal is passed through a divide-by-three divider to produce the CLKOK2 output. The CLKOK2 output is provided for applications that use source synchronous logic. The Phase/Duty Cycle/Duty Trim block is used to adjust the phase and duty cycle of the CLKOP Divider output to generate the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted.

The clock outputs from the GPLL; CLKOP, CLKOK, CLKOK2 and CLKOS, are fed to the clock distribution network.

For further information on the GPLL please see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide.



Figure 2-5. Clock Divider Connections



## **Clock Distribution Network**

LatticeXP2 devices have eight quadrant-based primary clocks and between six and eight flexible region-based secondary clocks/control signals. Two high performance edge clocks are available on each edge of the device to support high speed interfaces. The clock inputs are selected from external I/Os, the sysCLOCK PLLs, or routing. Clock inputs are fed throughout the chip via the primary, secondary and edge clock networks.

## **Primary Clock Sources**

LatticeXP2 devices derive primary clocks from four sources: PLL outputs, CLKDIV outputs, dedicated clock inputs and routing. LatticeXP2 devices have two to four sysCLOCK PLLs, located in the four corners of the device. There are eight dedicated clock inputs, two on each side of the device. Figure 2-6 shows the primary clock sources.



### Figure 2-12. Secondary Clock Selection



### Slice Clock Selection

Figure 2-13 shows the clock selections and Figure 2-14 shows the control selections for Slice0 through Slice2. All the primary clocks and the four secondary clocks are routed to this clock selection mux. Other signals, via routing, can be used as clock inputs to the slices. Slice controls are generated from the secondary clocks or other signals connected via routing.

If none of the signals are selected for both clock and control, then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

### Figure 2-13. Slice0 through Slice2 Clock Selection





The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.





## **Output Register Block**

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The blocks on the PIOs on the left, right and bottom contain registers for SDR operation that are combined with an additional latch for DDR operation. Figure 2-27 shows the diagram of the Output Register Block for PIOs.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, ONEG0 and OPOS0 are fed into registers on the positive edge of the clock. At the next clock cycle the registered OPOS0 is latched. A multiplexer running off the same clock cycle selects the correct register to feed the output (D0).

By combining output blocks of the complementary PIOs and sharing some registers from input blocks, a gearbox function can be implemented, to take four data streams ONEG0A, ONEG1A, ONEG1B and ONEG1B. Figure 2-27



### Figure 2-31. DQS Local Bus



\*DQSXFERDEL shifts ECLK1 by 90% and is not associated with a particular PIO.

## **Polarity Control Logic**

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the READ cycle) is unknown. The LatticeXP2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block and requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.



### DQSXFER

LatticeXP2 devices provide a DQSXFER signal to the output buffer to assist it in data transfer to DDR memories that require DQS strobe be shifted 90°. This shifted DQS strobe is generated by the DQSDEL block. The DQSXFER signal runs the span of the data bus.

## sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.

### sysIO Buffer Banks

LatticeXP2 devices have eight sysIO buffer banks for user I/Os arranged two per side. Each bank is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCIO}$ ). In addition, each bank has voltage references,  $V_{REF1}$  and  $V_{REF2}$ , that allow it to be completely independent from the others. Figure 2-32 shows the eight banks and their associated supplies.

In LatticeXP2 devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS and PCI) are powered using  $V_{CCIO}$ . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold inputs independent of  $V_{CCIO}$ .

Each bank can support up to two separate  $V_{REF}$  voltages,  $V_{REF1}$  and  $V_{REF2}$ , that set the threshold for the referenced input buffers. Some dedicated I/O pins in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

тор

### Figure 2-32. LatticeXP2 Banks



воттом



### Table 2-12. Supported Input Standards

| Input Standard                   | V <sub>REF</sub> (Nom.) | V <sub>CCIO</sub> <sup>1</sup> (Nom.) |  |  |  |  |
|----------------------------------|-------------------------|---------------------------------------|--|--|--|--|
| Single Ended Interfaces          |                         |                                       |  |  |  |  |
| LVTTL                            | —                       | —                                     |  |  |  |  |
| LVCMOS33                         | _                       | _                                     |  |  |  |  |
| LVCMOS25                         | —                       | —                                     |  |  |  |  |
| LVCMOS18                         | —                       | 1.8                                   |  |  |  |  |
| LVCMOS15                         | _                       | 1.5                                   |  |  |  |  |
| LVCMOS12                         | _                       | —                                     |  |  |  |  |
| PCI33                            | —                       | —                                     |  |  |  |  |
| HSTL18 Class I, II               | 0.9                     | _                                     |  |  |  |  |
| HSTL15 Class I                   | 0.75                    | —                                     |  |  |  |  |
| SSTL33 Class I, II               | 1.5                     | —                                     |  |  |  |  |
| SSTL25 Class I, II               | 1.25                    | _                                     |  |  |  |  |
| SSTL18 Class I, II               | 0.9                     | —                                     |  |  |  |  |
| Differential Interfaces          |                         |                                       |  |  |  |  |
| Differential SSTL18 Class I, II  | —                       | —                                     |  |  |  |  |
| Differential SSTL25 Class I, II  | —                       | —                                     |  |  |  |  |
| Differential SSTL33 Class I, II  | —                       | —                                     |  |  |  |  |
| Differential HSTL15 Class I      | —                       | —                                     |  |  |  |  |
| Differential HSTL18 Class I, II  | —                       | —                                     |  |  |  |  |
| LVDS, MLVDS, LVPECL, BLVDS, RSDS | —                       | _                                     |  |  |  |  |

1. When not specified,  $V_{CCIO}$  can be set anywhere in the valid operating range (page 3-1).



- 1. Unlocked
- 2. Key Locked Presenting the key through the programming interface allows the device to be unlocked.
- 3. Permanently Locked The device is permanently locked.

To further complement the security of the device a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash portion of the device.

### Serial TAG Memory

LatticeXP2 devices offer 0.6 to 3.3kbits of Flash memory in the form of Serial TAG memory. The TAG memory is an area of the on-chip Flash that can be used for non-volatile storage including electronic ID codes, version codes, date stamps, asset IDs and calibration settings. A block diagram of the TAG memory is shown in Figure 2-34. The TAG memory is accessed in the same way as external SPI Flash and it can be read or programmed either through JTAG, an external Slave SPI Port, or directly from FPGA logic. To read the TAG memory, a start address is specified and the entire TAG memory contents are read sequentially in a first-in-first-out manner. The TAG memory is always accessible regardless of the device security settings. For more information, see TN1137, LatticeXP2 Memory Usage Guide and TN1141, LatticeXP2 sysCONFIG Usage Guide.

### Figure 2-34. Serial TAG Memory Diagram



## Live Update Technology

Many applications require field updates of the FPGA. LatticeXP2 devices provide three features that enable this configuration to be done in a secure and failsafe manner while minimizing impact on system operation.

### 1. **Decryption Support**

LatticeXP2 devices provide on-chip, non-volatile key storage to support decryption of a 128-bit AES encrypted bitstream, securing designs and deterring design piracy.

### 2. TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. For more information please see TN1087, <u>Minimizing System Interruption During Configuration</u>. Using TransFR Technology.

### 3. Dual Boot Image Support

Dual boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LatticeXP2 can be re-booted from this new configuration file. If there is a problem such as corrupt data during download or incorrect version number with this new boot image, the LatticeXP2 device can revert back to the



original backup configuration and try again. This all can be done without power cycling the system. For more information please see TN1220, <u>LatticeXP2 Dual Boot Feature</u>.

For more information on device configuration, please see TN1141, LatticeXP2 sysCONFIG Usage Guide.

### Soft Error Detect (SED) Support

LatticeXP2 devices have dedicated logic to perform Cyclic Redundancy Code (CRC) checks. During configuration, the configuration data bitstream can be checked with the CRC logic block. In addition, LatticeXP2 devices can be programmed for checking soft errors in SRAM. SED can be run on a programmed device when the user logic is not active. In the event a soft error occurs, the device can be programmed to either reload from a known good boot image (from internal Flash or external SPI memory) or generate an error signal.

For further information on SED support, please see TN1130, LatticeXP2 Soft Error Detection (SED) Usage Guide.

### **On-Chip Oscillator**

Every LatticeXP2 device has an internal CMOS oscillator that is used to derive a Master Clock (CCLK) for configuration. The oscillator and CCLK run continuously and are available to user logic after configuration is complete. The available CCLK frequencies are listed in Table 2-14. When a different CCLK frequency is selected during the design process, the following sequence takes place:

- 1. Device powers up with the default CCLK frequency.
- 2. During configuration, users select a different CCLK frequency.
- 3. CCLK frequency changes to the selected frequency after clock configuration bits are received.

This internal CMOS oscillator is available to the user by routing it as an input clock to the clock tree. For further information on the use of this oscillator for configuration or user mode, please see TN1141, <u>LatticeXP2 sysCON-FIG Usage Guide</u>.

| Table 2-14. Selectable | CCLKs and Oscillato | r Freauencies Durina | Configuration and | User Mode |
|------------------------|---------------------|----------------------|-------------------|-----------|
|                        |                     |                      |                   |           |

| CCLK/Oscillator (MHz)                   |  |  |  |  |
|---|--|--|--|--|
| 2.5 <sup>1</sup>                        |  |  |  |  |
| 3.1 <sup>2</sup>                        |  |  |  |  |
| 4.3                                     |  |  |  |  |
| 5.4                                     |  |  |  |  |
| 6.9                                     |  |  |  |  |
| 8.1                                     |  |  |  |  |
| 9.2                                     |  |  |  |  |
| 10                                      |  |  |  |  |
| 13                                      |  |  |  |  |
| 15                                      |  |  |  |  |
| 20                                      |  |  |  |  |
| 26                                      |  |  |  |  |
| 32                                      |  |  |  |  |
| 40                                      |  |  |  |  |
| 54                                      |  |  |  |  |
| 80 <sup>3</sup>                         |  |  |  |  |
| 163 <sup>3</sup>                        |  |  |  |  |
| 1 Software default oscillator frequency |  |  |  |  |

1. Software default oscillator frequency.

2. Software default CCLK frequency.

3. Frequency not valid for CCLK.



## Programming and Erase Flash Supply Current<sup>1, 2, 3, 4, 5</sup>

### **Over Recommended Operating Conditions**

| Symbol             | Parameter  | Device | Typical<br>(25°C, Max. Supply) <sup>6</sup> | Units |
|--------------------|--|--------|---|-------|
|                    |  | XP2-5  | 17  | mA    |
|                    |  | XP2-8  | 21  | mA    |
| I <sub>CC</sub>    | Core Power Supply Current                          | XP2-17 | 28  | mA    |
|                    |  | XP2-30 | 36  | mA    |
|                    |  | XP2-40 | 50  | mA    |
| Iccaux             |  | XP2-5  | 64  | mA    |
|                    | Auxiliary Power Supply Current <sup>7</sup>        | XP2-8  | 66  | mA    |
|                    |  | XP2-17 | 83  | mA    |
|                    |  | XP2-30 | 87  | mA    |
|                    |  | XP2-40 | 88  | mA    |
| I <sub>CCPLL</sub> | PLL Power Supply Current (per PLL)                 |        | 0.1   | mA    |
| I <sub>CCIO</sub>  | Bank Power Supply Current (per Bank)               |        | 5   | mA    |
| I <sub>CCJ</sub>   | V <sub>CCJ</sub> Power Supply Current <sup>8</sup> |        | 14  | mA    |

1. For further information on supply current, please see TN1139, Power Estimation and Management for LatticeXP2 Devices.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V<sub>CCIO</sub> or GND.

3. Frequency 0 MHz (excludes dynamic power from FPGA operation).

4. A specific configuration pattern is used that scales with the size of the device; consists of 75% PFU utilization, 50% EBR, and 25% I/O configuration.

5. Bypass or decoupling capacitor across the supply.

6.  $T_J = 25^{\circ}C$ , power supplies at nominal voltage.

 In fpBGA and ftBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual auxiliary supply current is the sum of I<sub>CCAUX</sub> and I<sub>CCPLL</sub>. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the auxiliary power supply.

8. When programming via JTAG.



## sysIO Recommended Operating Conditions

|   |       | V <sub>CCIO</sub> |       |       | V <sub>REF</sub> (V) |       |
|---|-------|-------------------|-------|-------|----------------------|-------|
| Standard  | Min.  | Тур.              | Max.  | Min.  | Тур.                 | Max.  |
| LVCMOS33 <sup>2</sup>                                 | 3.135 | 3.3               | 3.465 | —     |                      |       |
| LVCMOS25 <sup>2</sup>                                 | 2.375 | 2.5               | 2.625 | —     |                      |       |
| LVCMOS18  | 1.71  | 1.8               | 1.89  | —     | —                    | —     |
| LVCMOS15  | 1.425 | 1.5               | 1.575 | —     |                      |       |
| LVCMOS12 <sup>2</sup>                                 | 1.14  | 1.2               | 1.26  | —     |                      |       |
| LVTTL33 <sup>2</sup>                                  | 3.135 | 3.3               | 3.465 | —     | —                    | —     |
| PCI33   | 3.135 | 3.3               | 3.465 | —     |                      |       |
| SSTL18_I <sup>2</sup> ,<br>SSTL18_II <sup>2</sup>     | 1.71  | 1.8               | 1.89  | 0.833 | 0.9                  | 0.969 |
| SSTL25_I <sup>2</sup> ,<br>SSTL25_II <sup>2</sup>     | 2.375 | 2.5               | 2.625 | 1.15  | 1.25                 | 1.35  |
| SSTL33_I <sup>2</sup> ,<br>SSTL33_II <sup>2</sup>     | 3.135 | 3.3               | 3.465 | 1.3   | 1.5                  | 1.7   |
| HSTL15_l <sup>2</sup>                                 | 1.425 | 1.5               | 1.575 | 0.68  | 0.75                 | 0.9   |
| HSTL18_I <sup>2</sup> ,<br>HSTL18_II <sup>2</sup>     | 1.71  | 1.8               | 1.89  | 0.816 | 0.9                  | 1.08  |
| LVDS25 <sup>2</sup>                                   | 2.375 | 2.5               | 2.625 | —     |                      |       |
| MLVDS251  | 2.375 | 2.5               | 2.625 | —     |                      |       |
| LVPECL33 <sup>1, 2</sup>                              | 3.135 | 3.3               | 3.465 | —     |                      |       |
| BLVDS25 <sup>1, 2</sup>                               | 2.375 | 2.5               | 2.625 | —     |                      |       |
| RSDS <sup>1, 2</sup>                                  | 2.375 | 2.5               | 2.625 | —     |                      |       |
| SSTL18D_I <sup>2</sup> ,<br>SSTL18D_II <sup>2</sup>   | 1.71  | 1.8               | 1.89  | —     | —                    | —     |
| SSTL25D_ I <sup>2</sup> ,<br>SSTL25D_II <sup>2</sup>  | 2.375 | 2.5               | 2.625 | _     | —                    | —     |
| SSTL33D_ I <sup>2</sup> ,<br>SSTL33D_ II <sup>2</sup> | 3.135 | 3.3               | 3.465 | —     | —                    | —     |
| HSTL15D_ I <sup>2</sup>                               | 1.425 | 1.5               | 1.575 | —     | —                    | —     |
| HSTL18D_ I <sup>2</sup> ,<br>HSTL18D_ II <sup>2</sup> | 1.71  | 1.8               | 1.89  | _     | —                    | —     |

### **Over Recommended Operating Conditions**

1. Inputs on chip. Outputs are implemented with the addition of external resistors. 2. Input on this standard does not depend on the value of  $V_{CCIO}$ .



### RSDS

The LatticeXP2 devices support differential RSDS standard. This standard is emulated using complementary LVC-MOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



### Figure 3-4. RSDS (Reduced Swing Differential Standard)

#### Table 3-4. RSDS DC Conditions<sup>1</sup>

| Parameter         | Description   | Typical | Units |
|-------------------|---|---------|-------|
| V <sub>CCIO</sub> | Output Driver Supply (+/-5%)                        | 2.50    | V     |
| Z <sub>OUT</sub>  | Driver Impedance                                    | 20      | Ω     |
| R <sub>S</sub>    | Driver Series Resistor (+/-1%)                      | 294     | Ω     |
| R <sub>P</sub>    | Driver Parallel Resistor (+/-1%)                    | 121     | Ω     |
| R <sub>T</sub>    | Receiver Termination (+/-1%)                        | 100     | Ω     |
| V <sub>OH</sub>   | Output High Voltage (After R <sub>P</sub> )         | 1.35    | V     |
| V <sub>OL</sub>   | Output Low Voltage (After R <sub>P</sub> )          | 1.15    | V     |
| V <sub>OD</sub>   | Output Differential Voltage (After R <sub>P</sub> ) | 0.20    | V     |
| V <sub>CM</sub>   | Output Common Mode Voltage                          | 1.25    | V     |
| Z <sub>BACK</sub> | Back Impedance                                      | 101.5   | Ω     |
| I <sub>DC</sub>   | DC Output Current                                   | 3.66    | mA    |

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.



## LatticeXP2 External Switching Characteristics (Continued)

|                        |   |             | -7   |      | -6   |      | -5   |      |       |
|------------------------|---|-------------|------|------|------|------|------|------|-------|
| Parameter              | Description   | Device      | Min. | Max. | Min. | Max. | Min. | Max. | Units |
|                        |   | XP2-5       | 1.00 |      | 1.30 | _    | 1.60 |      | ns    |
|                        |   | XP2-8       | 1.00 | _    | 1.30 | _    | 1.60 | _    | ns    |
| t <sub>HE</sub>        | Clock to Data Hold - PIO Input<br>Register                        | XP2-17      | 1.00 |      | 1.30 | _    | 1.60 |      | ns    |
|                        |   | XP2-30      | 1.20 |      | 1.60 | _    | 1.90 |      | ns    |
|                        |   | XP2-40      | 1.20 |      | 1.60 |      | 1.90 |      | ns    |
|                        |   | XP2-5       | 1.00 |      | 1.30 | _    | 1.60 |      | ns    |
|                        |   | XP2-8       | 1.00 |      | 1.30 | _    | 1.60 |      | ns    |
| t <sub>SU_DELE</sub>   | Clock to Data Setup - PIO Input<br>Begister with Data Input Delay | XP2-17      | 1.00 |      | 1.30 | _    | 1.60 |      | ns    |
|                        |   | XP2-30      | 1.20 |      | 1.60 |      | 1.90 |      | ns    |
|                        |   | XP2-40      | 1.20 |      | 1.60 |      | 1.90 |      | ns    |
|                        |   | XP2-5       | 0.00 |      | 0.00 |      | 0.00 |      | ns    |
|                        |   | XP2-8       | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| t <sub>H_DELE</sub>    | Clock to Data Hold - PIO Input<br>Begister with Input Data Delay  | XP2-17      | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
|                        |   | XP2-30      | 0.00 |      | 0.00 |      | 0.00 |      | ns    |
|                        |   | XP2-40      | 0.00 |      | 0.00 |      | 0.00 |      | ns    |
| f <sub>MAX_IOE</sub>   | Clock Frequency of I/O and PFU Register                           | XP2         | _    | 420  | _    | 357  | _    | 311  | MHz   |
| General I/O Pir        | Parameters (using Primary Clo                                     | ck with PLL | )1   | 1    | 1    | 1    | 1    | 1    |       |
|                        |   | XP2-5       | —    | 3.00 | —    | 3.30 | —    | 3.70 | ns    |
| <sup>t</sup> COPLL     |   | XP2-8       |      | 3.00 | —    | 3.30 |      | 3.70 | ns    |
|                        | Clock to Output - PIO Output<br>Register                          | XP2-17      |      | 3.00 | —    | 3.30 |      | 3.70 | ns    |
|                        |   | XP2-30      | _    | 3.00 |      | 3.30 |      | 3.70 | ns    |
|                        |   | XP2-40      |      | 3.00 |      | 3.30 |      | 3.70 | ns    |
|                        |   | XP2-5       | 1.00 |      | 1.20 |      | 1.40 |      | ns    |
|                        |   | XP2-8       | 1.00 |      | 1.20 |      | 1.40 |      | ns    |
| t <sub>SUPLL</sub>     | Clock to Data Setup - PIO Input<br>Register                       | XP2-17      | 1.00 |      | 1.20 |      | 1.40 |      | ns    |
|                        |   | XP2-30      | 1.00 |      | 1.20 |      | 1.40 |      | ns    |
|                        |   | XP2-40      | 1.00 |      | 1.20 | _    | 1.40 |      | ns    |
|                        |   | XP2-5       | 0.90 |      | 1.10 |      | 1.30 |      | ns    |
|                        |   | XP2-8       | 0.90 |      | 1.10 |      | 1.30 |      | ns    |
| t <sub>HPLL</sub>      | Clock to Data Hold - PIO Input                                    | XP2-17      | 0.90 |      | 1.10 |      | 1.30 |      | ns    |
|                        |   | XP2-30      | 1.00 | —    | 1.20 | —    | 1.40 | —    | ns    |
|                        |   | XP2-40      | 1.00 | —    | 1.20 | —    | 1.40 | —    | ns    |
|                        |   | XP2-5       | 1.90 | —    | 2.10 | —    | 2.30 | —    | ns    |
|                        |   | XP2-8       | 1.90 |      | 2.10 | —    | 2.30 | _    | ns    |
| t <sub>SU_DELPLL</sub> | Clock to Data Setup - PIO Input<br>Begister with Data Input Delay | XP2-17      | 1.90 | —    | 2.10 | —    | 2.30 | —    | ns    |
|                        | lingibion with Data input Delay                                   | XP2-30      | 2.00 | —    | 2.20 | —    | 2.40 | —    | ns    |
|                        |   | XP2-40      | 2.00 | —    | 2.20 | —    | 2.40 | —    | ns    |

### **Over Recommended Operating Conditions**



## LatticeXP2 Family Timing Adders<sup>1, 2, 3, 4</sup> (Continued)

### **Over Recommended Operating Conditions**

| Buffer Type   | Description                           | -7    | -6    | -5    | Units |
|---------------|---------------------------------------|-------|-------|-------|-------|
| LVCMOS25_4mA  | LVCMOS 2.5 4mA drive, slow slew rate  | 1.05  | 1.43  | 1.81  | ns    |
| LVCMOS25_8mA  | LVCMOS 2.5 8mA drive, slow slew rate  | 0.78  | 1.15  | 1.52  | ns    |
| LVCMOS25_12mA | LVCMOS 2.5 12mA drive, slow slew rate | 0.59  | 0.96  | 1.33  | ns    |
| LVCMOS25_16mA | LVCMOS 2.5 16mA drive, slow slew rate | 0.81  | 1.18  | 1.55  | ns    |
| LVCMOS25_20mA | LVCMOS 2.5 20mA drive, slow slew rate | 0.61  | 0.98  | 1.35  | ns    |
| LVCMOS18_4mA  | LVCMOS 1.8 4mA drive, slow slew rate  | 1.01  | 1.38  | 1.75  | ns    |
| LVCMOS18_8mA  | LVCMOS 1.8 8mA drive, slow slew rate  | 0.72  | 1.08  | 1.45  | ns    |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive, slow slew rate | 0.53  | 0.90  | 1.26  | ns    |
| LVCMOS18_16mA | LVCMOS 1.8 16mA drive, slow slew rate | 0.74  | 1.11  | 1.48  | ns    |
| LVCMOS15_4mA  | LVCMOS 1.5 4mA drive, slow slew rate  | 0.96  | 1.33  | 1.71  | ns    |
| LVCMOS15_8mA  | LVCMOS 1.5 8mA drive, slow slew rate  | -0.53 | -0.26 | 0.00  | ns    |
| LVCMOS12_2mA  | LVCMOS 1.2 2mA drive, slow slew rate  | 0.90  | 1.27  | 1.65  | ns    |
| LVCMOS12_6mA  | LVCMOS 1.2 6mA drive, slow slew rate  | -0.55 | -0.29 | -0.02 | ns    |
| PCI33         | 3.3V PCI                              | -0.29 | -0.01 | 0.26  | ns    |

1. Timing Adders are characterized but not tested on every device.

2. LVCMOS timing measured with the load specified in Switching Test Condition table.

3. All other standards tested according to the appropriate specifications.

4. The base parameters used with these timing adders to calculate timing are listed in the LatticeXP2 Internal Switching Characteristics table under PIO Input/Output Timing.

5. These timing adders are measured with the recommended resistor values.



## LatticeXP2 sysCONFIG Port Timing Specifications

| Parameter            | Description  | Min  | Max      | Units  |
|----------------------|--|------|----------|--------|
| sysCONFIG PO         | R, Initialization and Wake Up                                |      |          |        |
| t <sub>ICFG</sub>    | Minimum Vcc to INITN High                                    | _    | 50       | ms     |
| t <sub>VMC</sub>     | Time from t <sub>ICFG</sub> to valid Master CCLK             | _    | 2        | μs     |
| t <sub>PRGMRJ</sub>  | PROGRAMN Pin Pulse Rejection                                 | _    | 12       | ns     |
| t <sub>PRGM</sub>    | PROGRAMN Low Time to Start Configuration                     | 50   | —        | ns     |
| t <sub>DINIT</sub> 1 | PROGRAMN High to INITN High Delay                            | _    | 1        | ms     |
| t <sub>DPPINIT</sub> | Delay Time from PROGRAMN Low to INITN Low                    | _    | 50       | ns     |
| t <sub>DPPDONE</sub> | Delay Time from PROGRAMN Low to DONE Low                     | _    | 50       | ns     |
| t <sub>IODISS</sub>  | User I/O Disable from PROGRAMN Low                           | _    | 35       | ns     |
| t <sub>IOENSS</sub>  | User I/O Enabled Time from CCLK Edge During Wake-up Sequence | _    | 25       | ns     |
| t <sub>MWC</sub>     | Additional Wake Master Clock Signals after DONE Pin High     | 0    | —        | Cycles |
| sysCONFIG SP         | I Port (Master)  |      |          |        |
| t <sub>CFGX</sub>    | INITN High to CCLK Low                                       | _    | 1        | μs     |
| t <sub>CSSPI</sub>   | INITN High to CSSPIN Low                                     | _    | 2        | μs     |
| t <sub>CSCCLK</sub>  | CCLK Low before CSSPIN Low                                   | 0    | —        | ns     |
| t <sub>SOCDO</sub>   | CCLK Low to Output Valid                                     | _    | 15       | ns     |
| t <sub>CSPID</sub>   | CSSPIN[0:1] Low to First CCLK Edge Setup Time                | 2cyc | 600+6cyc | ns     |
| f <sub>MAXSPI</sub>  | Max CCLK Frequency   | —    | 20       | MHz    |
| t <sub>SUSPI</sub>   | SOSPI Data Setup Time Before CCLK                            | 7    | —        | ns     |
| t <sub>HSPI</sub>    | SOSPI Data Hold Time After CCLK                              | 10   | —        | ns     |
| sysCONFIG SP         | I Port (Slave)   |      |          |        |
| f <sub>MAXSPIS</sub> | Slave CCLK Frequency   | —    | 25       | MHz    |
| t <sub>RF</sub>      | Rise and Fall Time   | 50   | —        | mV/ns  |
| t <sub>STCO</sub>    | Falling Edge of CCLK to SOSPI Active                         | —    | 20       | ns     |
| t <sub>STOZ</sub>    | Falling Edge of CCLK to SOSPI Disable                        | —    | 20       | ns     |
| t <sub>STSU</sub>    | Data Setup Time (SISPI)                                      | 8    | —        | ns     |
| t <sub>STH</sub>     | Data Hold Time (SISPI)                                       | 10   | —        | ns     |
| t <sub>sтскн</sub>   | CCLK Clock Pulse Width, High                                 | 0.02 | 200      | μs     |
| t <sub>STCKL</sub>   | CCLK Clock Pulse Width, Low                                  | 0.02 | 200      | μs     |
| t <sub>STVO</sub>    | Falling Edge of CCLK to Valid SOSPI Output                   |      | 20       | ns     |
| t <sub>SCS</sub>     | CSSPISN High Time  | 25   | —        | ns     |
| t <sub>SCSS</sub>    | CSSPISN Setup Time   | 25   | —        | ns     |
| t <sub>SCSH</sub>    | CSSPISN Hold Time  | 25   | —        | ns     |

### **Over Recommended Operating Conditions**

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.









## **Switching Test Conditions**

Figure 3-11 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

### Figure 3-11. Output Test Load, LVTTL and LVCMOS Standards



\*CL Includes Test Fixture and Probe Capacitance

 Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition                                   | R <sub>1</sub> | R <sub>2</sub> | CL  | Timing Ref.                       | V <sub>T</sub>    |
|--|----------------|----------------|-----|-----------------------------------|-------------------|
|  |                |                |     | LVCMOS 3.3 = 1.5V                 |                   |
|  |                |                |     | LVCMOS 2.5 = $V_{CCIO}/2$         |                   |
| LVTTL and other LVCMOS settings (L -> H, H -> L) | $\infty$       | $\infty$       | 0pF | LVCMOS 1.8 = V <sub>CCIO</sub> /2 |                   |
|  |                |                |     | LVCMOS 1.5 = $V_{CCIO}/2$         | _                 |
|  |                |                |     | LVCMOS 1.2 = V <sub>CCIO</sub> /2 | _                 |
| LVCMOS 2.5 I/O (Z -> H)                          | x              | 1MΩ            |     | V <sub>CCIO</sub> /2              |                   |
| LVCMOS 2.5 I/O (Z -> L)                          | 1MΩ            | $\infty$       |     | V <sub>CCIO</sub> /2              | V <sub>CCIO</sub> |
| LVCMOS 2.5 I/O (H -> Z)                          | x              | 100            |     | V <sub>OH</sub> - 0.10            |                   |
| LVCMOS 2.5 I/O (L -> Z)                          | 100            | $\infty$       |     | V <sub>OL</sub> + 0.10            | V <sub>CCIO</sub> |

Note: Output test conditions for all other interfaces are determined by the respective standards.



## LatticeXP2 Family Data Sheet Ordering Information

#### February 2012

Data Sheet DS1009

## **Part Number Description**



## **Ordering Information**

The LatticeXP2 devices are marked with a single temperature grade, either Commercial or Industrial, as shown below.



© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## LatticeXP2 Family Data Sheet Supplemental Information

#### February 2012

Data Sheet DS1009

## **For Further Information**

A variety of technical notes for the LatticeXP2 FPGA family are available on the Lattice Semiconductor web site at <u>www.latticesemi.com</u>.

- TN1136, LatticeXP2 sysIO Usage Guide
- TN1137, LatticeXP2 Memory Usage Guide
- TN1138, LatticeXP2 High Speed I/O Interface
- TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide
- TN1139, Power Estimation and Management for LatticeXP2 Devices
- TN1140, LatticeXP2 sysDSP Usage Guide
- TN1141, LatticeXP2 sysCONFIG Usage Guide
- TN1142, LatticeXP2 Configuration Encryption and Security Usage Guide
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- TN1220, LatticeXP2 Dual Boot Feature
- TN1130, LatticeXP2 Soft Error Detection (SED) Usage Guide
- TN1143, LatticeXP2 Hardware Checklist

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
- PCI: <u>www.pcisig.com</u>

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



| Date           | Version | Section                             | Change Summary  |
|----------------|---------|-------------------------------------|---|
| April 2008     | 01.4    | DC and Switching                    | Updated Flash Download Time (From On-Chip Flash to SRAM) Table  |
| (cont.)        | (cont.) | Characteristics (cont.)             | Updated Flash Program Time Table  |
|                |         |                                     | Updated Flash Erase Time Table  |
|                |         |                                     | Updated FlashBAK (from EBR to Flash) Table  |
|                |         |                                     | Updated Hot Socketing Specifications Table footnotes  |
|                |         | Pinout Information                  | Updated Signal Descriptions Table   |
| June 2008      | 01.5    | Architecture                        | Removed Read-Before-Write sysMEM EBR mode.  |
|                |         |                                     | Clarification of the operation of the secondary clock regions.  |
|                |         | DC and Switching<br>Characteristics | Removed Read-Before-Write sysMEM EBR mode.  |
|                |         | Pinout Information                  | Updated DDR Banks Bonding Out per I/O Bank section of Pin Informa-<br>tion Summary Table.   |
| August 2008    | 01.6    | —                                   | Data sheet status changed from preliminary to final.  |
|                |         | Architecture                        | Clarification of the operation of the secondary clock regions.  |
|                |         | DC and Switching<br>Characteristics | Removed "8W" specification from Hot Socketing Specifications table.   |
|                |         |                                     | Removed "8W" footnote from DC Electrical Characteristics table.   |
|                |         |                                     | Updated Register-to-Register Performance table.   |
|                |         | Ordering Information                | Removed "8W" option from Part Number Description.   |
|                |         |                                     | Removed XP2-17 "8W" OPNs.   |
| April 2011     | 01.7    | DC and Switching<br>Characteristics | Recommended Operating Conditions table, added footnote 5.   |
|                |         |                                     | On-Chip Flash Memory Specifications table, added footnote 1.  |
|                |         |                                     | BLVDS DC Conditions, corrected column title to be Z0 = 90 ohms.   |
|                |         |                                     | sysCONFIG Port Timing Specifications table, added footnote 1 for t <sub>DINIT</sub> .   |
| January 2012   | 01.8    | Multiple                            | Added support for Lattice Diamond design software.  |
|                |         | Architecture                        | Corrected information regarding SED support.  |
|                |         | DC and Switching<br>Characteristics | Added reference to ESD Performance Qualification Summary informa-<br>tion.  |
| May 2013       | 01.9    | All                                 | Updated document with new corporate logo.   |
|                |         | Architecture                        | Architecture Overview – Added information on the state of the register on power up and after configuration.                                 |
|                |         |                                     | Added information regarding SED support.  |
|                |         | DC and Switching<br>Characteristics | Removed Input Clock Rise/Fall Time 1ns max from the sysCLOCK PLL Timing table.  |
|                |         | Ordering Information                | Updated topside mark in Ordering Information diagram.   |
| March 2014     | 02.0    | Architecture                        | Updated Typical sysIO I/O Behavior During Power-up section. Added information on POR signal deactivation.                                   |
| August 2014    | 02.1    | Architecture                        | Updated Typical sysIO I/O Behavior During Power-up section.<br>Described user I/Os during power up and before FPGA core logic is<br>active. |
| September 2014 | 2.2     | DC and Switching<br>Characteristics | Updated Switching Test Conditions section. Re-linked missing figure.  |