Lattice Semiconductor Corporation - LFXP2-40E-7F672C Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|---|
| Number of LABs/CLBs | 5000 |
| Number of Logic Elements/Cells | 40000 |
| Total RAM Bits | 906240 |
| Number of I/O | 540 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 672-BBGA |
| Supplier Device Package | 672-FPBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-40e-7f672c |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-4. General Purpose PLL (GPLL) Diagram



Table 2-4 provides a description of the signals in the GPLL blocks.

| Signal | I/O | Description |
|--------------|-----|--|
| CLKI | I | Clock input from external pin or routing |
| CLKFB | I | PLL feedback input from CLKOP (PLL internal), from clock net (CLKOP) or from a user clock (PIN or logic) |
| RST | I | "1" to reset PLL counters, VCO, charge pumps and M-dividers |
| RSTK | I | "1" to reset K-divider |
| DPHASE [3:0] | I | DPA Phase Adjust input |
| DDDUTY [3:0] | I | DPA Duty Cycle Select input |
| WRDEL | I | DPA Fine Delay Adjust input |
| CLKOS | 0 | PLL output clock to clock tree (phase shifted/duty cycle changed) |
| CLKOP | 0 | PLL output clock to clock tree (no phase shift) |
| CLKOK | 0 | PLL output to clock tree through secondary clock divider |
| CLKOK2 | 0 | PLL output to clock tree (CLKOP divided by 3) |
| LOCK | 0 | "1" indicates PLL LOCK to CLKI |

Clock Dividers

LatticeXP2 devices have two clock dividers, one on the left side and one on the right side of the device. These are intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a ÷2, ÷4 or ÷8 mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The clock dividers can be fed from the CLKOP output from the GPLLs or from the Edge Clocks (ECLK). The clock divider outputs serve as primary clock sources and feed into the clock distribution network. The Reset (RST) control signal resets the input and forces all outputs to low. The RELEASE signal releases outputs to the input clock. For further information on clock dividers, please see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide. Figure 2-5 shows the clock divider connections.



Figure 2-5. Clock Divider Connections



Clock Distribution Network

LatticeXP2 devices have eight quadrant-based primary clocks and between six and eight flexible region-based secondary clocks/control signals. Two high performance edge clocks are available on each edge of the device to support high speed interfaces. The clock inputs are selected from external I/Os, the sysCLOCK PLLs, or routing. Clock inputs are fed throughout the chip via the primary, secondary and edge clock networks.

Primary Clock Sources

LatticeXP2 devices derive primary clocks from four sources: PLL outputs, CLKDIV outputs, dedicated clock inputs and routing. LatticeXP2 devices have two to four sysCLOCK PLLs, located in the four corners of the device. There are eight dedicated clock inputs, two on each side of the device. Figure 2-6 shows the primary clock sources.



Figure 2-6. Primary Clock Sources for XP2-17



Note: This diagram shows sources for the XP2-17 device. Smaller LatticeXP2 devices have two GPLLs.



Secondary Clock/Control Sources

LatticeXP2 devices derive secondary clocks (SC0 through SC7) from eight dedicated clock input pads and the rest from routing. Figure 2-7 shows the secondary clock sources.

Figure 2-7. Secondary Clock Sources





Edge Clock Sources

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs and clock dividers as shown in Figure 2-8.

Figure 2-8. Edge Clock Sources



Note: This diagram shows sources for the XP2-17 device. Smaller LatticeXP2 devices have two GPLLs.



sysMEM Memory

LatticeXP2 devices contains a number of sysMEM Embedded Block RAM (EBR). The EBR consists of 18 Kbit RAM with dedicated input and output registers.

sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-5. FIFOs can be implemented in sysMEM EBR blocks by using support logic with PFUs. The EBR block supports an optional parity bit for each data byte to facilitate parity checking. EBR blocks provide byte-enable support for configurations with18-bit and 36-bit data widths.

Table 2-5. sysMEM Block Configurations

| Memory Mode | Configurations |
|------------------|---|
| Single Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |
| True Dual Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 |
| Pseudo Dual Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

FlashBAK EBR Content Storage

All the EBR memory in the LatticeXP2 is shadowed by Flash memory. Optionally, initialization values for the memory blocks can be defined using the Lattice Diamond design tools. The initialization values are loaded into the Flash memory during device programming and into the SRAM at power up or whenever the device is reconfigured. This feature is ideal for the storage of a variety of information such as look-up tables and microprocessor code. It is also possible to write the current contents of the EBR memory back to Flash memory. This capability is useful for the storage of data such as error codes and calibration information. For additional information on the FlashBAK capability see TN1137, LatticeXP2 Memory Usage Guide.



Figure 2-31. DQS Local Bus



*DQSXFERDEL shifts ECLK1 by 90% and is not associated with a particular PIO.

Polarity Control Logic

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the READ cycle) is unknown. The LatticeXP2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block and requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.



and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage V_{CCJ} and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards. For more information, please see TN1141, LatticeXP2 sysCONFIG Usage Guide.

flexiFLASH Device Configuration

The LatticeXP2 devices combine Flash and SRAM on a single chip to provide users with flexibility in device programming and configuration. Figure 2-33 provides an overview of the arrangement of Flash and SRAM configuration cells within the device. The remainder of this section provides an overview of these capabilities. See TN1141, LatticeXP2 sysCONFIG Usage Guide for a more detailed description.



Figure 2-33. Overview of Flash and SRAM Configuration Cells Within LatticeXP2 Devices

At power-up, or on user command, data is transferred from the on-chip Flash memory to the SRAM configuration cells that control the operation of the device. This is done with massively parallel buses enabling the parts to operate within microseconds of the power supplies reaching valid levels; this capability is referred to as Instant-On.

The on-chip Flash enables a single-chip solution eliminating the need for external boot memory. This Flash can be programmed through either the JTAG or Slave SPI ports of the device. The SRAM configuration space can also be infinitely reconfigured through the JTAG and Master SPI ports. The JTAG port is IEEE 1149.1 and IEEE 1532 compliant.

As described in the EBR section of the data sheet, the FlashBAK capability of the parts enables the contents of the EBR blocks to be written back into the Flash storage area without erasing or reprogramming other aspects of the device configuration. Serial TAG memory is also available to allow the storage of small amounts of data such as calibration coefficients and error codes.

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM only FPGAs. This is further enhanced by device locking. The device can be in one of three modes:



LatticeXP2 Family Data Sheet DC and Switching Characteristics

September 2014

Data Sheet DS1009

Absolute Maximum Ratings^{1, 2, 3}

| Supply Voltage V _{CC} |
|---|
| Supply Voltage V _{CCAUX} |
| Supply Voltage V _{CCJ} |
| Supply Voltage V _{CCPLL} ⁴ 0.5 to 3.75V |
| Output Supply Voltage V _{CCIO} 0.5 to 3.75V |
| Input or I/O Tristate Voltage Applied ⁵ 0.5 to 3.75V |
| Storage Temperature (Ambient)65 to 150°C |
| Junction Temperature Under Bias (Tj)+125°C |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice <u>Thermal Management</u> document is required.

3. All voltages referenced to GND.

4. V_{CCPLL} only available on csBGA, PQFP and TQFP packages.

5. Overshoot and undershoot of -2V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Max. | Units |
|--------------------------------------|---|-------|-------|-------|
| V _{CC} | Core Supply Voltage | 1.14 | 1.26 | V |
| V _{CCAUX} ^{4, 5} | Auxiliary Supply Voltage | 3.135 | 3.465 | V |
| V _{CCPLL} ¹ | PLL Supply Voltage | 3.135 | 3.465 | V |
| V _{CCIO} ^{2, 3, 4} | I/O Driver Supply Voltage | 1.14 | 3.465 | V |
| V _{CCJ} ² | Supply Voltage for IEEE 1149.1 Test Access Port | 1.14 | 3.465 | V |
| t _{JCOM} | Junction Temperature, Commercial Operation | 0 | 85 | °C |
| t _{JIND} | Junction Temperature, Industrial Operation | -40 | 100 | °C |

1. V_{CCPLL} only available on csBGA, PQFP and TQFP packages.

If V_{CCIO} or V_{CCJ} is set to 1.2 V, they must be connected to the same power supply as V_{CC}. If V_{CCIO} or V_{CCJ} is set to 3.3V, they must be connected to the same power supply as V_{CCAUX}.

3. See recommended voltages by I/O standard in subsequent table.

4. To ensure proper I/O behavior, V_{CCIO} must be turned off at the same time or earlier than V_{CCAUX} .

5. In fpBGA and ftBGA packages, the PLLs are connected to, and powered from, the auxiliary power supply.

On-Chip Flash Memory Specifications

| Symbol | Parameter | Max. | Units |
|----------------------|--|---------|--------|
| N _{PROGCYC} | Flash Programming Cycles per t _{RETENTION} ¹ | 10,000 | Cycles |
| | Flash Functional Programming Cycles | 100,000 | Cycles |

1. The minimum data retention, t_{RETENTION}, is 20 years.

^{© 2014} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Programming and Erase Flash Supply Current^{1, 2, 3, 4, 5}

Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typical (25°C, Max. Supply) ⁶ | Units |
|--------------------|--|--------|---|-------|
| | | XP2-5 | 17 | mA |
| | Core Power Supply Current | XP2-8 | 21 | mA |
| I _{CC} | | XP2-17 | 28 | mA |
| | | XP2-30 | 36 | mA |
| | | XP2-40 | 50 | mA |
| I _{CCAUX} | | XP2-5 | 64 | mA |
| | Auxiliary Power Supply Current ⁷ | XP2-8 | 66 | mA |
| | | XP2-17 | 83 | mA |
| | | XP2-30 | 87 | mA |
| | | XP2-40 | 88 | mA |
| I _{CCPLL} | PLL Power Supply Current (per PLL) | | 0.1 | mA |
| I _{CCIO} | Bank Power Supply Current (per Bank) | | 5 | mA |
| I _{CCJ} | V _{CCJ} Power Supply Current ⁸ | | 14 | mA |

1. For further information on supply current, please see TN1139, Power Estimation and Management for LatticeXP2 Devices.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.

3. Frequency 0 MHz (excludes dynamic power from FPGA operation).

4. A specific configuration pattern is used that scales with the size of the device; consists of 75% PFU utilization, 50% EBR, and 25% I/O configuration.

5. Bypass or decoupling capacitor across the supply.

6. $T_J = 25^{\circ}C$, power supplies at nominal voltage.

 In fpBGA and ftBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual auxiliary supply current is the sum of I_{CCAUX} and I_{CCPLL}. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the auxiliary power supply.

8. When programming via JTAG.



Table 3-1. LVDS25E DC Conditions

| Parameter | Description | Typical | Units |
|-------------------|---|---------|-------|
| V _{CCIO} | Output Driver Supply (+/-5%) | 2.50 | V |
| Z _{OUT} | Driver Impedance | 20 | Ω |
| R _S | Driver Series Resistor (+/-1%) | 158 | Ω |
| R _P | Driver Parallel Resistor (+/-1%) | 140 | Ω |
| R _T | Receiver Termination (+/-1%) | 100 | Ω |
| V _{OH} | Output High Voltage (after R _P) | 1.43 | V |
| V _{OL} | Output Low Voltage (after R _P) | 1.07 | V |
| V _{OD} | Output Differential Voltage (After R _P) | 0.35 | V |
| V _{CM} | Output Common Mode Voltage | 1.25 | V |
| Z _{BACK} | Back Impedance | 100.5 | Ω |
| I _{DC} | DC Output Current | 6.03 | mA |

LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3V VCCIO. The default drive current for LVCMOS33D output is 12mA with the option to change the device strength to 4mA, 8mA, 16mA or 20mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

| Function | -7 Timing | Units |
|-----------------|-----------|-------|
| Basic Functions | | |
| 16-bit Decoder | 4.4 | ns |
| 32-bit Decoder | 5.2 | ns |
| 64-bit Decoder | 5.6 | ns |
| 4:1 MUX | 3.7 | ns |
| 8:1 MUX | 3.9 | ns |
| 16:1 MUX | 4.3 | ns |
| 32:1 MUX | 4.5 | ns |

Register-to-Register Performance

| Function | -7 Timing | Units |
|--|-----------|-------|
| Basic Functions | | |
| 16-bit Decoder | 521 | MHz |
| 32-bit Decoder | 537 | MHz |
| 64-bit Decoder | 484 | MHz |
| 4:1 MUX | 744 | MHz |
| 8:1 MUX | 678 | MHz |
| 16:1 MUX | 616 | MHz |
| 32:1 MUX | 529 | MHz |
| 8-bit Adder | 570 | MHz |
| 16-bit Adder | 507 | MHz |
| 64-bit Adder | 293 | MHz |
| 16-bit Counter | 541 | MHz |
| 32-bit Counter | 440 | MHz |
| 64-bit Counter | 321 | MHz |
| 64-bit Accumulator | 261 | MHz |
| Embedded Memory Functions | | |
| 512x36 Single Port RAM, EBR Output Registers | 315 | MHz |
| 1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers) | 315 | MHz |
| 1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers) | 231 | MHz |
| Distributed Memory Functions | | |
| 16x4 Pseudo-Dual Port RAM (One PFU) | 760 | MHz |
| 32x2 Pseudo-Dual Port RAM | 455 | MHz |
| 64x1 Pseudo-Dual Port RAM | 351 | MHz |
| DSP Functions | | |
| 18x18 Multiplier (All Registers) | 342 | MHz |
| 9x9 Multiplier (All Registers) | 342 | MHz |
| 36x36 Multiply (All Registers) | 330 | MHz |
| 18x18 Multiply/Accumulate (Input and Output Registers) | 218 | MHz |
| 18x18 Multiply-Add/Sub-Sum (All Registers) | 292 | MHz |



Register-to-Register Performance (Continued)

| Function | -7 Timing | Units |
|----------------------------------|-----------|-------|
| DSP IP Functions | | |
| 16-Tap Fully-Parallel FIR Filter | 198 | MHz |
| 1024-pt FFT | 221 | MHz |
| 8X8 Matrix Multiplication | 196 | MHz |

1. These timing numbers were generated using the ispLEVER design tool. Exact performance may vary with device, design and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Diamond design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular temperature and voltage.



LatticeXP2 External Switching Characteristics

| | | | -7 | | -6 | | -5 | | |
|---------------------|---|--------------|-----------------|------|------|------|------|------|-------|
| Parameter | Description | Device | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| General I/O Pir | n Parameters (using Primary Clo | ck without F | PLL)1 | | | | | | |
| | | XP2-5 | | 3.80 | _ | 4.20 | _ | 4.60 | ns |
| | | XP2-8 | | 3.80 | | 4.20 | | 4.60 | ns |
| t _{CO} | Register | XP2-17 | | 3.80 | _ | 4.20 | _ | 4.60 | ns |
| | | XP2-30 | | 4.00 | _ | 4.40 | _ | 4.90 | ns |
| | | XP2-40 | | 4.00 | _ | 4.40 | | 4.90 | ns |
| | | XP2-5 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-8 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| t _{SU} | Register | XP2-17 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-30 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-40 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-5 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-8 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| t _H | Register | XP2-17 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | ligition | XP2-30 | 1.40 | | 1.70 | — | 1.90 | | ns |
| | | XP2-40 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | Clock to Data Setup - PIO Input Register with Data Input Delay | XP2-5 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-8 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| t _{SU_DEL} | | XP2-17 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-30 | 1.40 | | 1.70 | _ | 1.90 | | ns |
| | | XP2-40 | 1.40 | _ | 1.70 | — | 1.90 | _ | ns |
| | | XP2-5 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-8 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| t _{H_DEL} | Register with Input Data Delay | XP2-17 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-30 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-40 | 0.00 | | 0.00 | — | 0.00 | | ns |
| f _{MAX_IO} | Clock Frequency of I/O and PFU Register | XP2 | _ | 420 | _ | 357 | _ | 311 | MHz |
| General I/O Pir | n Parameters (using Edge Clock | without PLL | .) ¹ | | | | | | |
| | | XP2-5 | | 3.20 | _ | 3.60 | _ | 3.90 | ns |
| | | XP2-8 | | 3.20 | | 3.60 | | 3.90 | ns |
| t _{COE} | Clock to Output - PIO Output Register | XP2-17 | | 3.20 | | 3.60 | | 3.90 | ns |
| | | XP2-30 | | 3.20 | _ | 3.60 | | 3.90 | ns |
| | | XP2-40 | | 3.20 | _ | 3.60 | _ | 3.90 | ns |
| | | XP2-5 | 0.00 | _ | 0.00 | — | 0.00 | _ | ns |
| | | XP2-8 | 0.00 | | 0.00 | | 0.00 | | ns |
| t _{SUE} | Register | XP2-17 | 0.00 | — | 0.00 | — | 0.00 | — | ns |
| | | XP2-30 | 0.00 | | 0.00 | — | 0.00 | | ns |
| | | XP2-40 | 0.00 | | 0.00 | | 0.00 | | ns |



LatticeXP2 Internal Switching Characteristics¹ (Continued)

| | | -7 -6 | | 6 | -5 | | | |
|--------------------------|---|--------|-------|--------|-------|--------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{RST_PIO} | Asynchronous reset time for PFU Logic | — | 0.386 | — | 0.419 | — | 0.452 | ns |
| t _{DEL} | Dynamic Delay Step Size | 0.035 | 0.035 | 0.035 | 0.035 | 0.035 | 0.035 | ns |
| EBR Timing | · · · · · · | | | | | | | |
| t _{CO_EBR} | Clock (Read) to Output from Address or Data | _ | 2.774 | _ | 3.142 | _ | 3.510 | ns |
| t _{COO_EBR} | Clock (Write) to Output from EBR Output Register | _ | 0.360 | — | 0.408 | — | 0.456 | ns |
| t _{SUDATA_EBR} | Setup Data to EBR Memory (Write Clk) | -0.167 | _ | -0.198 | _ | -0.229 | _ | ns |
| t _{HDATA_EBR} | Hold Data to EBR Memory (Write Clk) | 0.194 | — | 0.231 | _ | 0.267 | — | ns |
| t _{SUADDR_EBR} | Setup Address to EBR Memory (Write Clk) | -0.117 | — | -0.137 | _ | -0.157 | — | ns |
| t _{HADDR_EBR} | Hold Address to EBR Memory (Write Clk) | 0.157 | — | 0.182 | _ | 0.207 | — | ns |
| t _{SUWREN_EBR} | Setup Write/Read Enable to EBR Memory (Write/Read Clk) | -0.135 | — | -0.159 | _ | -0.182 | — | ns |
| t _{HWREN_EBR} | Hold Write/Read Enable to EBR Memory (Write/Read Clk) | 0.158 | _ | 0.186 | _ | 0.214 | _ | ns |
| t _{SUCE_EBR} | Clock Enable Setup Time to EBR Output Register (Read Clk) | 0.144 | — | 0.160 | _ | 0.176 | _ | ns |
| t _{HCE_EBR} | Clock Enable Hold Time to EBR Output Register (Read Clk) | -0.097 | — | -0.113 | _ | -0.129 | _ | ns |
| t _{RSTO_EBR} | Reset To Output Delay Time from EBR Output Register (Asynchro- nous) | _ | 1.156 | _ | 1.341 | _ | 1.526 | ns |
| t _{SUBE_EBR} | Byte Enable Set-Up Time to EBR Output Register | -0.117 | — | -0.137 | _ | -0.157 | _ | ns |
| t _{HBE_EBR} | Byte Enable Hold Time to EBR Output Register Dynamic Delay on Each PIO | 0.157 | _ | 0.182 | _ | 0.207 | _ | ns |
| t _{RSTREC_EBR} | Asynchronous reset recovery time for EBR | 0.233 | — | 0.291 | | 0.347 | — | ns |
| t _{RST_EBR} | Asynchronous reset time for EBR | — | 1.156 | — | 1.341 | _ | 1.526 | ns |
| PLL Paramete | ers | | | | | | | |
| t _{RSTKREC_PLL} | After RSTK De-assert, Recovery Time Before Next Clock Edge Can Toggle K-divider Counter | 1.000 | _ | 1.000 | | 1.000 | _ | ns |
| t _{RSTREC_PLL} | After RST De-assert, Recovery Time Before Next Clock Edge Can Toggle M-divider Counter (Applies to M-Divider Portion of RST Only ²) | 1.000 | _ | 1.000 | _ | 1.000 | _ | ns |
| DSP Block Tir | ning | | | | | | | |
| t _{SUI_DSP} | Input Register Setup Time | 0.135 | | 0.151 | | 0.166 | | ns |
| t _{HI_DSP} | Input Register Hold Time | 0.021 | — | -0.006 | _ | -0.031 | | ns |
| t _{SUP_DSP} | Pipeline Register Setup Time | 2.505 | — | 2.784 | — | 3.064 | — | ns |



On-Chip Oscillator and Configuration Master Clock Characteristics

| Parameter | Min. | Max. | Units |
|------------------------|---------------------|---------------------|-------|
| Master Clock Frequency | Selected value -30% | Selected value +30% | MHz |
| Duty Cycle | 40 | 60 | % |

Over Recommended Operating Conditions

Figure 3-9. Master SPI Configuration Waveforms





Flash Download Time (from On-Chip Flash to SRAM)

Over Recommended Operating Conditions

| Symbol | Parar | neter | Min. | Тур. | Max. | Units |
|----------|---|--------|------|------|------|-------|
| | | XP2-5 | — | 1.8 | 2.1 | ms |
| | PROGRAMN Low-to- | XP2-8 | — | 1.9 | 2.3 | ms |
| | High. Transition to Done | XP2-17 | — | 1.7 | 2.0 | ms |
| tREFRESH | High. | XP2-30 | — | 2.0 | 2.1 | ms |
| | | XP2-40 | — | 2.0 | 2.3 | ms |
| | Power-up refresh when PROGRAMN is pulled | XP2-5 | — | 1.8 | 2.1 | ms |
| | | XP2-8 | — | 1.9 | 2.3 | ms |
| | | XP2-17 | — | 1.7 | 2.0 | ms |
| | $(V_{CC}=V_{CC} Min)$ | XP2-30 | — | 2.0 | 2.1 | ms |
| | | XP2-40 | | 2.0 | 2.3 | ms |

Flash Program Time

Over Recommended Operating Conditions

| | | | Program Time | |
|-------------|---------------|------------|--------------|-------|
| Device | Flash Density | | Тур. | Units |
| | 1.0M | TAG | 1.0 | ms |
| XF2-5 | 1.2101 | Main Array | 1.1 | S |
| | 2.0M | TAG | 1.0 | ms |
| AF2-0 | 2.0101 | Main Array | 1.4 | S |
| XP2-17 3.6M | 2.6M | TAG | 1.0 | ms |
| | 3.0101 | Main Array | 1.8 | S |
| | 6.014 | TAG | 2.0 | ms |
| XF2-30 | 0.0101 | Main Array | 3.0 | S |
| VP2 40 | 8 OM | TAG | 2.0 | ms |
| XP2-40 | 0.0101 | Main Array | 4.0 | S |

Flash Erase Time

| | Flash Density | | Erase Time | |
|---------|---------------|------------|------------|-------|
| Device | | | Тур. | Units |
| | 1.2M | TAG | 1.0 | s |
| XI 2-3 | 1.2101 | Main Array | 3.0 | s |
| XP2-8 | 2.0M | TAG | 1.0 | S |
| | 2.0101 | Main Array | 4.0 | s |
| XP2-17 | 3.6M | TAG | 1.0 | s |
| | | Main Array | 5.0 | S |
| XD2-30 | 6.0M | TAG | 2.0 | s |
| XF2-30 | | Main Array | 7.0 | s |
| XD2 40 | 8.0M | TAG | 2.0 | S |
| XI 2-40 | 0.00 | Main Array | 9.0 | S |



FlashBAK Time (from EBR to Flash)

Over Recommended Operating Conditions

| Device | EBR Density (Bits) | Time (Typ.) | Units |
|--------|--------------------|-------------|-------|
| XP2-5 | 166K | 1.5 | S |
| XP2-8 | 221K | 1.5 | S |
| XP2-17 | 276K | 1.5 | S |
| XP2-30 | 387K | 2.0 | S |
| XP2-40 | 885K | 3.0 | S |

JTAG Port Timing Specifications

| Symbol | Parameter | Min. | Max. | Units |
|----------------------|--|------|------|-------|
| f _{MAX} | TCK Clock Frequency | — | 25 | MHz |
| t _{BTCP} | TCK [BSCAN] clock pulse width | 40 | — | ns |
| t _{BTCPH} | TCK [BSCAN] clock pulse width high | 20 | — | ns |
| t _{BTCPL} | TCK [BSCAN] clock pulse width low | 20 | — | ns |
| t _{BTS} | TCK [BSCAN] setup time | 8 | — | ns |
| t _{BTH} | TCK [BSCAN] hold time | 10 | — | ns |
| t _{BTRF} | TCK [BSCAN] rise/fall time | 50 | — | mV/ns |
| t _{BTCO} | TAP controller falling edge of clock to valid output | — | 10 | ns |
| t _{BTCODIS} | TAP controller falling edge of clock to valid disable | — | 10 | ns |
| t _{BTCOEN} | TAP controller falling edge of clock to valid enable | — | 10 | ns |
| t _{BTCRS} | BSCAN test capture register setup time | 8 | — | ns |
| t _{BTCRH} | BSCAN test capture register hold time | 25 | — | ns |
| t _{BUTCO} | BSCAN test update register, falling edge of clock to valid output | — | 25 | ns |
| t _{BTUODIS} | BSCAN test update register, falling edge of clock to valid disable | — | 25 | ns |
| t _{BTUPOEN} | BSCAN test update register, falling edge of clock to valid enable | _ | 25 | ns |









| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|------------------|---------|-------|---------|------|-------|----------|
| LFXP2-40E-5F484I | 1.2V | -5 | fpBGA | 484 | IND | 40 |
| LFXP2-40E-6F484I | 1.2V | -6 | fpBGA | 484 | IND | 40 |
| LFXP2-40E-5F672I | 1.2V | -5 | fpBGA | 672 | IND | 40 |
| LFXP2-40E-6F672I | 1.2V | -6 | fpBGA | 672 | IND | 40 |