

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Product Status | Obsolete |
|--------------------------------|---|
| Number of LABs/CLBs | 625 |
| Number of Logic Elements/Cells | 5000 |
| Total RAM Bits | 169984 |
| Number of I/O | 172 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FTBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-5e-6ft256c |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Introduction

LatticeXP2 devices combine a Look-up Table (LUT) based FPGA fabric with non-volatile Flash cells in an architecture referred to as flexiFLASH.

The flexiFLASH approach provides benefits including instant-on, infinite reconfigurability, on chip storage with FlashBAK embedded block memory and Serial TAG memory and design security. The parts also support Live Update technology with TransFR, 128-bit AES Encryption and Dual-boot technologies.

The LatticeXP2 FPGA fabric was optimized for the new technology from the outset with high performance and low cost in mind. LatticeXP2 devices include LUT-based logic, distributed and embedded memory, Phase Locked Loops (PLLs), pre-engineered source synchronous I/O support and enhanced sysDSP blocks.

Lattice Diamond[®] design software allows large and complex designs to be efficiently implemented using the LatticeXP2 family of FPGA devices. Synthesis library support for LatticeXP2 is available for popular logic synthesis tools. The Diamond software uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeXP2 device. The Diamond tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed Intellectual Property (IP) LatticeCORE[™] modules for the LatticeXP2 family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.







PFU Blocks

The core of the LatticeXP2 device is made up of logic blocks in two forms, PFUs and PFFs. PFUs can be programmed to perform logic, arithmetic, distributed RAM and distributed ROM functions. PFF blocks can be programmed to perform logic, arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered Slice 0 through Slice 3, as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.



Figure 2-3. Slice Diagram



DI[3:2] for Slice 2 and DI[1:0] for Slice 0 data

WAD [A:D] is a 4bit address from slice 1 LUT input

Table 2-2. Slice Signal Descriptions

| Function | Туре | Signal Names | Description |
|----------|--------------------|----------------|--|
| Input | Data signal | A0, B0, C0, D0 | Inputs to LUT4 |
| Input | Data signal | A1, B1, C1, D1 | Inputs to LUT4 |
| Input | Multi-purpose | MO | Multipurpose Input |
| Input | Multi-purpose | M1 | Multipurpose Input |
| Input | Control signal | CE | Clock Enable |
| Input | Control signal | LSR | Local Set/Reset |
| Input | Control signal | CLK | System Clock |
| Input | Inter-PFU signal | FCI | Fast Carry-In ¹ |
| Input | Inter-slice signal | FXA | Intermediate signal to generate LUT6 and LUT7 |
| Input | Inter-slice signal | FXB | Intermediate signal to generate LUT6 and LUT7 |
| Output | Data signals | F0, F1 | LUT4 output register bypass signals |
| Output | Data signals | Q0, Q1 | Register outputs |
| Output | Data signals | OFX0 | Output of a LUT5 MUX |
| Output | Data signals | OFX1 | Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice |
| Output | Inter-PFU signal | FCO | Slice 2 of each PFU is the fast carry chain output ¹ |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.



Modes of Operation

Each slice has up to four potential modes of operation: Logic, Ripple, RAM and ROM.

Logic Mode

In this mode, the LUTs in each slice are configured as LUT4s. A LUT4 has 16 possible input combinations. Fourinput logic functions are generated by programming the LUT4. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice. Larger LUTs such as LUT6, LUT7 and LUT8, can be constructed by concatenating two or more slices. Note that a LUT8 requires more than four slices.

Ripple Mode

Ripple mode allows efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with async clear
- Up/Down counter with preload (sync)
- Ripple mode multiplier building block
- Multiplier support
- Comparator functions of A and B inputs
 - A greater-than-or-equal-to B
 - A not-equal-to B
 - A less-than-or-equal-to B

Two carry signals, FCI and FCO, are generated per slice in this mode, allowing fast arithmetic functions to be constructed by concatenating slices.

RAM Mode

In this mode, a 16x4-bit distributed Single Port RAM (SPR) can be constructed using each LUT block in Slice 0 and Slice 2 as a 16x1-bit memory. Slice 1 is used to provide memory address and control signals. A 16x2-bit Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other companion slice as the read-only port.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of slices required to implement different distributed RAM primitives. For more information on using RAM in LatticeXP2 devices, please see TN1137, <u>LatticeXP2 Memory Usage Guide</u>.

Table 2-3. Number of Slices Required For Implementing Distributed RAM

| Number of slices | 3 3 | |
|------------------|-----|--|

Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

ROM Mode

ROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in the ROM mode. Preloading is accomplished through the programming interface during PFU configuration.



Routing

There are many resources provided in the LatticeXP2 devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) or x6 (spans seven PFU) connections. The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered to allow both short and long connections routing between PFUs.

The LatticeXP2 family has an enhanced routing architecture to produce a compact design. The Diamond design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

sysCLOCK Phase Locked Loops (PLL)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The LatticeXP2 family supports between two and four full featured General Purpose PLLs (GPLL). The architecture of the GPLL is shown in Figure 2-4.

CLKI, the PLL reference frequency, is provided either from the pin or from routing; it feeds into the Input Clock Divider block. CLKFB, the feedback signal, is generated from CLKOP (the primary clock output) or from a user clock pin/logic. CLKFB feeds into the Feedback Divider and is used to multiply the reference frequency.

Both the input path and feedback signals enter the Voltage Controlled Oscillator (VCO) block. The phase and frequency of the VCO are determined from the input path and feedback signals. A LOCK signal is generated by the VCO to indicate that the VCO is locked with the input clock signal.

The output of the VCO feeds into the CLKOP Divider, a post-scalar divider. The duty cycle of the CLKOP Divider output can be fine tuned using the Duty Trim block, which creates the CLKOP signal. By allowing the VCO to operate at higher frequencies than CLKOP, the frequency range of the GPLL is expanded. The output of the CLKOP Divider is passed through the CLKOK Divider, a secondary clock divider, to generate lower frequencies for the CLKOK output. For applications that require even lower frequencies, the CLKOP signal is passed through a divide-by-three divider to produce the CLKOK2 output. The CLKOK2 output is provided for applications that use source synchronous logic. The Phase/Duty Cycle/Duty Trim block is used to adjust the phase and duty cycle of the CLKOP Divider output to generate the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted.

The clock outputs from the GPLL; CLKOP, CLKOK, CLKOK2 and CLKOS, are fed to the clock distribution network.

For further information on the GPLL please see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide.



Figure 2-5. Clock Divider Connections



Clock Distribution Network

LatticeXP2 devices have eight quadrant-based primary clocks and between six and eight flexible region-based secondary clocks/control signals. Two high performance edge clocks are available on each edge of the device to support high speed interfaces. The clock inputs are selected from external I/Os, the sysCLOCK PLLs, or routing. Clock inputs are fed throughout the chip via the primary, secondary and edge clock networks.

Primary Clock Sources

LatticeXP2 devices derive primary clocks from four sources: PLL outputs, CLKDIV outputs, dedicated clock inputs and routing. LatticeXP2 devices have two to four sysCLOCK PLLs, located in the four corners of the device. There are eight dedicated clock inputs, two on each side of the device. Figure 2-6 shows the primary clock sources.



Figure 2-16. FlashBAK Technology



Memory Cascading

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

EBR memory supports two forms of write behavior for single port or dual port operation:

- 1. Normal Data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output. This mode is supported for all data widths.
- 2. Write Through A copy of the input data appears at the output of the same port during a write cycle. This mode is supported for all data widths.

Memory Core Reset

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. GSRN, the global reset signal, resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-17.

Figure 2-17. Memory Core Reset





MULTADDSUB sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. The user can enable the input, output and pipeline registers. Figure 2-22 shows the MULTADDSUB sysDSP element.

Figure 2-22. MULTADDSUB





MULTADDSUBSUM sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. Additionally the operands A2 and B2 are multiplied and the result is added/ subtracted with the result of the multiplier operation of operands A3 and B3. The result of both addition/subtraction are added in a summation block. The user can enable the input, output and pipeline registers. Figure 2-23 shows the MULTADDSUBSUM sysDSP element.

Figure 2-23. MULTADDSUBSUM



Clock, Clock Enable and Reset Resources

Global Clock, Clock Enable (CE) and Reset (RST) signals from routing are available to every DSP block. From four clock sources (CLK0, CLK1, CLK2, CLK3) one clock is selected for each input register, pipeline register and output



Figure 2-31. DQS Local Bus



*DQSXFERDEL shifts ECLK1 by 90% and is not associated with a particular PIO.

Polarity Control Logic

In a typical DDR memory interface design, the phase relationship between the incoming delayed DQS strobe and the internal system clock (during the READ cycle) is unknown. The LatticeXP2 family contains dedicated circuits to transfer data between these domains. To prevent set-up and hold violations, at the domain transfer between DQS (delayed) and the system clock, a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block and requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories, DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.



- 1. Unlocked
- 2. Key Locked Presenting the key through the programming interface allows the device to be unlocked.
- 3. Permanently Locked The device is permanently locked.

To further complement the security of the device a One Time Programmable (OTP) mode is available. Once the device is set in this mode it is not possible to erase or re-program the Flash portion of the device.

Serial TAG Memory

LatticeXP2 devices offer 0.6 to 3.3kbits of Flash memory in the form of Serial TAG memory. The TAG memory is an area of the on-chip Flash that can be used for non-volatile storage including electronic ID codes, version codes, date stamps, asset IDs and calibration settings. A block diagram of the TAG memory is shown in Figure 2-34. The TAG memory is accessed in the same way as external SPI Flash and it can be read or programmed either through JTAG, an external Slave SPI Port, or directly from FPGA logic. To read the TAG memory, a start address is specified and the entire TAG memory contents are read sequentially in a first-in-first-out manner. The TAG memory is always accessible regardless of the device security settings. For more information, see TN1137, LatticeXP2 Memory Usage Guide and TN1141, LatticeXP2 sysCONFIG Usage Guide.

Figure 2-34. Serial TAG Memory Diagram



Live Update Technology

Many applications require field updates of the FPGA. LatticeXP2 devices provide three features that enable this configuration to be done in a secure and failsafe manner while minimizing impact on system operation.

1. **Decryption Support**

LatticeXP2 devices provide on-chip, non-volatile key storage to support decryption of a 128-bit AES encrypted bitstream, securing designs and deterring design piracy.

2. TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. For more information please see TN1087, <u>Minimizing System Interruption During Configuration</u>. Using TransFR Technology.

3. Dual Boot Image Support

Dual boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LatticeXP2 can be re-booted from this new configuration file. If there is a problem such as corrupt data during download or incorrect version number with this new boot image, the LatticeXP2 device can revert back to the



LatticeXP2 Family Data Sheet DC and Switching Characteristics

September 2014

Data Sheet DS1009

Absolute Maximum Ratings^{1, 2, 3}

| Supply Voltage V _{CC} |
|---|
| Supply Voltage V _{CCAUX} |
| Supply Voltage V _{CCJ} |
| Supply Voltage V _{CCPLL} ⁴ 0.5 to 3.75V |
| Output Supply Voltage V _{CCIO} 0.5 to 3.75V |
| Input or I/O Tristate Voltage Applied ⁵ 0.5 to 3.75V |
| Storage Temperature (Ambient)65 to 150°C |
| Junction Temperature Under Bias (Tj)+125°C |

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice <u>Thermal Management</u> document is required.

3. All voltages referenced to GND.

4. V_{CCPLL} only available on csBGA, PQFP and TQFP packages.

5. Overshoot and undershoot of -2V to (V_{IHMAX} + 2) volts is permitted for a duration of <20 ns.

Recommended Operating Conditions

| Symbol | Parameter | Min. | Max. | Units |
|--------------------------------------|---|-------|-------|-------|
| V _{CC} | Core Supply Voltage | 1.14 | 1.26 | V |
| V _{CCAUX} ^{4, 5} | Auxiliary Supply Voltage | 3.135 | 3.465 | V |
| V _{CCPLL} ¹ | PLL Supply Voltage | 3.135 | 3.465 | V |
| V _{CCIO} ^{2, 3, 4} | I/O Driver Supply Voltage | 1.14 | 3.465 | V |
| V _{CCJ} ² | Supply Voltage for IEEE 1149.1 Test Access Port | 1.14 | 3.465 | V |
| t _{JCOM} | Junction Temperature, Commercial Operation | 0 | 85 | °C |
| t _{JIND} | Junction Temperature, Industrial Operation | -40 | 100 | °C |

1. V_{CCPLL} only available on csBGA, PQFP and TQFP packages.

If V_{CCIO} or V_{CCJ} is set to 1.2 V, they must be connected to the same power supply as V_{CC}. If V_{CCIO} or V_{CCJ} is set to 3.3V, they must be connected to the same power supply as V_{CCAUX}.

3. See recommended voltages by I/O standard in subsequent table.

4. To ensure proper I/O behavior, V_{CCIO} must be turned off at the same time or earlier than V_{CCAUX} .

5. In fpBGA and ftBGA packages, the PLLs are connected to, and powered from, the auxiliary power supply.

On-Chip Flash Memory Specifications

| Symbol | Parameter | Max. | Units |
|----------------------|--|---------|--------|
| N _{PROGCYC} | Flash Programming Cycles per t _{RETENTION} ¹ | 10,000 | Cycles |
| | Flash Functional Programming Cycles | 100,000 | Oycles |

1. The minimum data retention, t_{RETENTION}, is 20 years.

^{© 2014} Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LVPECL

The LatticeXP2 devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL



Table 3-3. LVPECL DC Conditions¹

| Parameter | Description | Typical | Units |
|-------------------|---|---------|-------|
| V _{CCIO} | Output Driver Supply (+/-5%) | 3.30 | V |
| Z _{OUT} | Driver Impedance | 10 | Ω |
| R _S | Driver Series Resistor (+/-1%) | 93 | Ω |
| R _P | Driver Parallel Resistor (+/-1%) | 196 | Ω |
| R _T | Receiver Termination (+/-1%) | 100 | Ω |
| V _{OH} | Output High Voltage (After R _P) | 2.05 | V |
| V _{OL} | Output Low Voltage (After R _P) | 1.25 | V |
| V _{OD} | Output Differential Voltage (After R _P) | 0.80 | V |
| V _{CM} | Output Common Mode Voltage | 1.65 | V |
| Z _{BACK} | Back Impedance | 100.5 | Ω |
| I _{DC} | DC Output Current | 12.11 | mA |

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.



Register-to-Register Performance (Continued)

| Function | -7 Timing | Units |
|----------------------------------|-----------|-------|
| DSP IP Functions | | |
| 16-Tap Fully-Parallel FIR Filter | 198 | MHz |
| 1024-pt FFT | 221 | MHz |
| 8X8 Matrix Multiplication | 196 | MHz |

1. These timing numbers were generated using the ispLEVER design tool. Exact performance may vary with device, design and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Diamond design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular temperature and voltage.



LatticeXP2 Internal Switching Characteristics¹

| | | -7 | | -6 | | -5 | | | |
|---------------------------|---|--------|-------|--------|-------|--------|-------|-------|--|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Units | |
| PFU/PFF Logic Mode Timing | | | | | | | | | |
| t _{LUT4_PFU} | LUT4 delay (A to D inputs to F output) | _ | 0.216 | _ | 0.238 | _ | 0.260 | ns | |
| t _{LUT6_PFU} | LUT6 delay (A to D inputs to OFX output) | — | 0.304 | | 0.399 | | 0.494 | ns | |
| t _{LSR_PFU} | Set/Reset to output of PFU (Asyn- chronous) | — | 0.720 | | 0.769 | | 0.818 | ns | |
| t _{SUM_PFU} | Clock to Mux (M0,M1) Input Setup Time | 0.154 | _ | 0.151 | — | 0.148 | _ | ns | |
| t _{HM_PFU} | Clock to Mux (M0,M1) Input Hold Time | -0.061 | — | -0.057 | — | -0.053 | — | ns | |
| t _{SUD_PFU} | Clock to D input setup time | 0.061 | — | 0.077 | — | 0.093 | — | ns | |
| t _{HD_PFU} | Clock to D input hold time | 0.002 | — | 0.003 | — | 0.003 | — | ns | |
| t _{CK2Q_PFU} | Clock to Q delay, (D-type Register Configuration) | — | 0.342 | — | 0.363 | — | 0.383 | ns | |
| t _{RSTREC_PFU} | Asynchronous reset recovery time for PFU Logic | — | 0.520 | | 0.634 | | 0.748 | ns | |
| t _{RST_PFU} | Asynchronous reset time for PFU Logic | _ | 0.720 | — | 0.769 | — | 0.818 | ns | |
| PFU Dual Por | t Memory Mode Timing | | | | | | | | |
| t _{CORAM_PFU} | Clock to Output (F Port) | — | 1.082 | — | 1.267 | — | 1.452 | ns | |
| t _{SUDATA_PFU} | Data Setup Time | -0.206 | — | -0.240 | _ | -0.274 | — | ns | |
| t _{HDATA_PFU} | Data Hold Time | 0.239 | — | 0.275 | _ | 0.312 | — | ns | |
| t _{SUADDR_PFU} | Address Setup Time | -0.294 | — | -0.333 | _ | -0.371 | — | ns | |
| t _{HADDR_PFU} | Address Hold Time | 0.295 | — | 0.333 | _ | 0.371 | — | ns | |
| t _{SUWREN_PFU} | Write/Read Enable Setup Time | -0.146 | — | -0.169 | _ | -0.193 | — | ns | |
| t _{HWREN_PFU} | Write/Read Enable Hold Time | 0.158 | — | 0.182 | _ | 0.207 | — | ns | |
| PIO Input/Out | put Buffer Timing | | | | | | | | |
| t _{IN_PIO} | Input Buffer Delay (LVCMOS25) | _ | 0.858 | — | 0.766 | — | 0.674 | ns | |
| t _{OUT_PIO} | Output Buffer Delay (LVCMOS25) | _ | 1.561 | — | 1.403 | — | 1.246 | ns | |
| IOLOGIC Inpu | t/Output Timing | | | | | | | | |
| t _{SUI_PIO} | Input Register Setup Time (Data Before Clock) | 0.583 | _ | 0.893 | _ | 1.201 | _ | ns | |
| t _{HI_PIO} | Input Register Hold Time (Data after Clock) | 0.062 | _ | 0.322 | _ | 0.482 | _ | ns | |
| t _{COO_PIO} | Output Register Clock to Output Delay | _ | 0.608 | _ | 0.661 | _ | 0.715 | ns | |
| t _{SUCE_PIO} | Input Register Clock Enable Setup Time | 0.032 | _ | 0.037 | _ | 0.041 | _ | ns | |
| t _{HCE_PIO} | Input Register Clock Enable Hold Time | -0.022 | _ | -0.025 | — | -0.028 | _ | ns | |
| t _{SULSR_PIO} | Set/Reset Setup Time | 0.184 | — | 0.201 | — | 0.217 | — | ns | |
| t _{HLSR_PIO} | Set/Reset Hold Time | -0.080 | — | -0.086 | — | -0.093 | — | ns | |
| t _{RSTREC_PIO} | Asynchronous reset recovery time for IO Logic | 0.228 | _ | 0.247 | _ | 0.266 | _ | ns | |

Over Recommended Operating Conditions



LatticeXP2 sysCONFIG Port Timing Specifications

| Parameter | Description | Min | Max | Units |
|----------------------|--|------|----------|--------|
| sysCONFIG PO | R, Initialization and Wake Up | | | |
| t _{ICFG} | Minimum Vcc to INITN High | _ | 50 | ms |
| t _{VMC} | Time from t _{ICFG} to valid Master CCLK | _ | 2 | μs |
| t _{PRGMRJ} | PROGRAMN Pin Pulse Rejection | _ | 12 | ns |
| t _{PRGM} | PROGRAMN Low Time to Start Configuration | 50 | — | ns |
| t _{DINIT} 1 | PROGRAMN High to INITN High Delay | _ | 1 | ms |
| t _{DPPINIT} | Delay Time from PROGRAMN Low to INITN Low | _ | 50 | ns |
| t _{DPPDONE} | Delay Time from PROGRAMN Low to DONE Low | _ | 50 | ns |
| t _{IODISS} | User I/O Disable from PROGRAMN Low | _ | 35 | ns |
| t _{IOENSS} | User I/O Enabled Time from CCLK Edge During Wake-up Sequence | _ | 25 | ns |
| t _{MWC} | Additional Wake Master Clock Signals after DONE Pin High | 0 | — | Cycles |
| sysCONFIG SP | I Port (Master) | | | |
| t _{CFGX} | INITN High to CCLK Low | _ | 1 | μs |
| t _{CSSPI} | INITN High to CSSPIN Low | _ | 2 | μs |
| t _{CSCCLK} | CCLK Low before CSSPIN Low | 0 | — | ns |
| t _{SOCDO} | CCLK Low to Output Valid | _ | 15 | ns |
| t _{CSPID} | CSSPIN[0:1] Low to First CCLK Edge Setup Time | 2cyc | 600+6cyc | ns |
| f _{MAXSPI} | Max CCLK Frequency | — | 20 | MHz |
| t _{SUSPI} | SOSPI Data Setup Time Before CCLK | 7 | — | ns |
| t _{HSPI} | SOSPI Data Hold Time After CCLK | 10 | — | ns |
| sysCONFIG SP | I Port (Slave) | | | |
| f _{MAXSPIS} | Slave CCLK Frequency | — | 25 | MHz |
| t _{RF} | Rise and Fall Time | 50 | — | mV/ns |
| t _{STCO} | Falling Edge of CCLK to SOSPI Active | — | 20 | ns |
| t _{STOZ} | Falling Edge of CCLK to SOSPI Disable | — | 20 | ns |
| t _{STSU} | Data Setup Time (SISPI) | 8 | — | ns |
| t _{STH} | Data Hold Time (SISPI) | 10 | — | ns |
| t _{sтскн} | CCLK Clock Pulse Width, High | 0.02 | 200 | μs |
| t _{STCKL} | CCLK Clock Pulse Width, Low | 0.02 | 200 | μs |
| t _{STVO} | Falling Edge of CCLK to Valid SOSPI Output | | 20 | ns |
| t _{SCS} | CSSPISN High Time | 25 | — | ns |
| t _{SCSS} | CSSPISN Setup Time | 25 | — | ns |
| t _{SCSH} | CSSPISN Hold Time | 25 | — | ns |

Over Recommended Operating Conditions

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.



On-Chip Oscillator and Configuration Master Clock Characteristics

| Parameter | Min. | Max. | Units |
|------------------------|---------------------|---------------------|-------|
| Master Clock Frequency | Selected value -30% | Selected value +30% | MHz |
| Duty Cycle | 40 | 60 | % |

Over Recommended Operating Conditions

Figure 3-9. Master SPI Configuration Waveforms





| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-17E-5QN208I | 1.2V | -5 | Lead-Free PQFP | 208 | IND | 17 |
| LFXP2-17E-6QN208I | 1.2V | -6 | Lead-Free PQFP | 208 | IND | 17 |
| LFXP2-17E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 17 |
| LFXP2-17E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 17 |
| LFXP2-17E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 17 |
| LFXP2-17E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 17 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-30E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 30 |
| LFXP2-30E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 30 |
| LFXP2-30E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 30 |
| LFXP2-30E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 30 |
| LFXP2-30E-5FN672I | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 30 |
| LFXP2-30E-6FN672I | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 30 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-40E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 40 |
| LFXP2-40E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 40 |
| LFXP2-40E-5FN672I | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 40 |
| LFXP2-40E-6FN672I | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 40 |



LatticeXP2 Family Data Sheet Supplemental Information

February 2012

Data Sheet DS1009

For Further Information

A variety of technical notes for the LatticeXP2 FPGA family are available on the Lattice Semiconductor web site at <u>www.latticesemi.com</u>.

- TN1136, LatticeXP2 sysIO Usage Guide
- TN1137, LatticeXP2 Memory Usage Guide
- TN1138, LatticeXP2 High Speed I/O Interface
- TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide
- TN1139, Power Estimation and Management for LatticeXP2 Devices
- TN1140, LatticeXP2 sysDSP Usage Guide
- TN1141, LatticeXP2 sysCONFIG Usage Guide
- TN1142, LatticeXP2 Configuration Encryption and Security Usage Guide
- TN1087, Minimizing System Interruption During Configuration Using TransFR Technology
- TN1220, LatticeXP2 Dual Boot Feature
- TN1130, LatticeXP2 Soft Error Detection (SED) Usage Guide
- TN1143, LatticeXP2 Hardware Checklist

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
- PCI: <u>www.pcisig.com</u>

© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



LatticeXP2 Family Data Sheet Revision History

September 2014

Data Sheet DS1009

Revision History

| Date | Version | Section | Change Summary | | |
|---------------------|-------------------------------|-------------------------------------|--|--|--|
| May 2007 | 01.1 | _ | Initial release. | | |
| September 2007 01.2 | | DC and Switching Characteristics | Added JTAG Port Timing Waveforms diagram. | | |
| | | | Updated sysCLOCK PLL Timing table. | | |
| | | Pinout Information | Added Thermal Management text section. | | |
| February 2008 | oruary 2008 01.3 Architecture | | Added LVCMOS33D to Supported Output Standards table. | | |
| | | | Clarified: "This Flash can be programmed through either the JTAG or Slave SPI ports of the device. The SRAM configuration space can also be infinitely reconfigured through the JTAG and Master SPI ports." | | |
| | | | Added External Slave SPI Port to Serial TAG Memory section. Updated Serial TAG Memory diagram. | | |
| | | DC and Switching Characteristics | Updated Flash Programming Specifications table. | | |
| | | | Added "8W" specification to Hot Socketing Specifications table. | | |
| | | | Updated Timing Tables | | |
| | | | Clarifications for IIH in DC Electrical Characteristics table. | | |
| | | | Added LVCMOS33D section | | |
| | | | Updated DOA and DOA (Regs) to EBR Timing diagrams. | | |
| | | | Removed Master Clock Frequency and Duty Cycle sections from the LatticeXP2 sysCONFIG Port Timing Specifications table. These are listed on the On-chip Oscillator and Configuration Master Clock Characteristics table. | | |
| | | | Changed CSSPIN to CSSPISN in description of $t_{SCS}, t_{SCSS},$ and t_{SCSH} parameters. Removed t_{SOE} parameter. | | |
| | | | Clarified On-chip Oscillator documentation | | |
| | | | Added Switching Test Conditions | | |
| | | Pinout Information | Added "True LVDS Pairs Bonding Out per Bank," "DDR Banks Bonding Out per I/O Bank," and "PCI capable I/Os Bonding Out per Bank" to Pin Information Summary in place of previous blank table "PCI and DDR Capabilities of the Device-Package Combinations" | | |
| | | | Removed pinout listing. This information is available on the LatticeXP2 product web pages | | |
| | | Ordering Information | Added XP2-17 "8W" and all other family OPNs. | | |
| April 2008 | April 2008 01.4 DC | DC and Switching | Updated Absolute Maximum Ratings footnotes. | | |
| | | Characteristics | Updated Recommended Operating Conditions Table footnotes. | | |
| | | | Updated Supply Current (Standby) Table | | |
| | | | Updated Initialization Supply Current Table | | |
| | | | Updated Programming and Erase Flash Supply Current Table | | |
| | | | Updated Register to Register Performance Table | | |
| | | | Updated LatticeXP2 External Switching Characteristics Table | | |
| | | | Updated LatticeXP2 Internal Switching Characteristics Table | | |
| | | | Updated sysCLOCK PLL Timing Table | | |

© 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.