

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 625 |
| Number of Logic Elements/Cells | 5000 |
| Total RAM Bits | 169984 |
| Number of I/O | 172 |
| Number of Gates | - |
| Voltage - Supply | 1.14V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 256-LBGA |
| Supplier Device Package | 256-FTBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-5e-6ftn256i |

Features

■ flexiFLASH™ Architecture

- Instant-on
- Infinitely reconfigurable
- Single chip
- FlashBAK™ technology
- Serial TAG memory
- Design security

■ Live Update Technology

- TransFR™ technology
- Secure updates with 128 bit AES encryption
- Dual-boot with external SPI

■ sysDSP™ Block

- Three to eight blocks for high performance Multiply and Accumulate
- 12 to 32 18x18 multipliers
- Each block supports one 36x36 multiplier or four 18x18 or eight 9x9 multipliers

■ Embedded and Distributed Memory

- Up to 885 Kbits sysMEM™ EBR
- Up to 83 Kbits Distributed RAM

■ sysCLOCK™ PLLs

- Up to four analog PLLs per device
- Clock multiply, divide and phase shifting

■ Flexible I/O Buffer

- sysIO™ buffer supports:
 - LVCMOS 33/25/18/15/12; LVTTTL
 - SSTL 33/25/18 class I, II
 - HSTL15 class I; HSTL18 class I, II
 - PCI
 - LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS

■ Pre-engineered Source Synchronous Interfaces

- DDR / DDR2 interfaces up to 200 MHz
- 7:1 LVDS interfaces support display applications
- XGMII

■ Density And Package Options

- 5k to 40k LUT4s, 86 to 540 I/Os
- csBGA, TQFP, PQFP, ftBGA and fpBGA packages
- Density migration supported

■ Flexible Device Configuration

- SPI (master and slave) Boot Flash Interface
- Dual Boot Image supported
- Soft Error Detect (SED) macro embedded

■ System Level Support

- IEEE 1149.1 and IEEE 1532 Compliant
- On-chip oscillator for initialization & general use
- Devices operate with 1.2V power supply

Table 1-1. LatticeXP2 Family Selection Guide

| Device | XP2-5 | XP2-8 | XP2-17 | XP2-30 | XP2-40 |
|--------------------------------------|-------|-------|--------|--------|--------|
| LUTs (K) | 5 | 8 | 17 | 29 | 40 |
| Distributed RAM (KBits) | 10 | 18 | 35 | 56 | 83 |
| EBR SRAM (KBits) | 166 | 221 | 276 | 387 | 885 |
| EBR SRAM Blocks | 9 | 12 | 15 | 21 | 48 |
| sysDSP Blocks | 3 | 4 | 5 | 7 | 8 |
| 18 x 18 Multipliers | 12 | 16 | 20 | 28 | 32 |
| V _{CC} Voltage | 1.2 | 1.2 | 1.2 | 1.2 | 1.2 |
| GPLL | 2 | 2 | 4 | 4 | 4 |
| Max Available I/O | 172 | 201 | 358 | 472 | 540 |
| Packages and I/O Combinations | | | | | |
| 132-Ball csBGA (8 x 8 mm) | 86 | 86 | | | |
| 144-Pin TQFP (20 x 20 mm) | 100 | 100 | | | |
| 208-Pin PQFP (28 x 28 mm) | 146 | 146 | 146 | | |
| 256-Ball ftBGA (17 x 17 mm) | 172 | 201 | 201 | 201 | |
| 484-Ball fpBGA (23 x 23 mm) | | | 358 | 363 | 363 |
| 672-Ball fpBGA (27 x 27 mm) | | | | 472 | 540 |

Architecture Overview

Each LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-DSP™ Digital Signal Processing blocks as shown in Figure 2-1.

On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks. In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™ peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the configuration SRAM. With this technology, expensive external configuration memory is not required, and designs are secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many applications. LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Memory Blocks at user request.

There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated 18Kbit memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In addition, LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many display applications, and memory interfaces including DDR and DDR2.

The LatticeXP2 registers in PFU and sysI/O can be configured to be SET or RESET. After power up and device is configured, the device enters into user mode with these registers SET/RESET according to the configuration setting, allowing device entering to a known state for predictable system function.

Other blocks provided include PLLs and configuration functions. The LatticeXP2 architecture provides up to four General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.


The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates and dual boot support is located between banks two and three. Every device in the LatticeXP2 family supports a sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is provided between banks two and three.

This family also provides an on-chip oscillator. LatticeXP2 devices use 1.2V as their core voltage.

Primary Clock Routing

The clock routing structure in LatticeXP2 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources are connected to these muxes. Figure 2-9 shows the clock routing for one quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally.

Figure 2-9. Per Quadrant Primary Clock Selection




Dynamic Clock Select (DCS)

The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources without any glitches or runt pulses. This is achieved irrespective of when the select signal is toggled. There are two DCS blocks per quadrant; in total, eight DCS blocks per device. The inputs to the DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7 (see Figure 2-9).

Figure 2-10 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information on the DCS, please see TN1126, [LatticeXP2 sysCLOCK PLL Design and Usage Guide](#).

Figure 2-10. DCS Waveforms




Secondary Clock/Control Routing

Secondary clocks in the LatticeXP2 devices are region-based resources. The benefit of region-based resources is the relatively low injection delay and skew within the region, as compared to primary clocks. EBR rows, DSP rows and a special vertical routing channel bound the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP block in the DSP row or the center of the DSP row. Figure 2-11 shows this special vertical routing channel and the eight secondary clock regions for the LatticeXP2-40.

LatticeXP2-30 and smaller devices have six secondary clock regions. All devices in the LatticeXP2 family have four secondary clocks (SC0 to SC3) which are distributed to every region.

The secondary clock muxes are located in the center of the device. Figure 2-12 shows the mux structure of the secondary clock routing. Secondary clocks SC0 to SC3 are used for clock and control and SC4 to SC7 are used for high fan-out signals.

Figure 2-11. Secondary Clock Regions XP2-40



sysMEM Memory

LatticeXP2 devices contains a number of sysMEM Embedded Block RAM (EBR). The EBR consists of 18 Kbit RAM with dedicated input and output registers.

sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-5. FIFOs can be implemented in sysMEM EBR blocks by using support logic with PFUs. The EBR block supports an optional parity bit for each data byte to facilitate parity checking. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths.

Table 2-5. sysMEM Block Configurations

| Memory Mode | Configurations |
|------------------|----------------|
| Single Port | 16,384 x 1 |
| | 8,192 x 2 |
| | 4,096 x 4 |
| | 2,048 x 9 |
| | 1,024 x 18 |
| True Dual Port | 512 x 36 |
| | 16,384 x 1 |
| | 8,192 x 2 |
| | 4,096 x 4 |
| | 2,048 x 9 |
| Pseudo Dual Port | 1,024 x 18 |
| | 16,384 x 1 |
| | 8,192 x 2 |
| | 4,096 x 4 |
| | 2,048 x 9 |
| | 512 x 36 |

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

FlashBAK EBR Content Storage


All the EBR memory in the LatticeXP2 is shadowed by Flash memory. Optionally, initialization values for the memory blocks can be defined using the Lattice Diamond design tools. The initialization values are loaded into the Flash memory during device programming and into the SRAM at power up or whenever the device is reconfigured. This feature is ideal for the storage of a variety of information such as look-up tables and microprocessor code. It is also possible to write the current contents of the EBR memory back to Flash memory. This capability is useful for the storage of data such as error codes and calibration information. For additional information on the FlashBAK capability see TN1137, [LatticeXP2 Memory Usage Guide](#).

For further information on the sysMEM EBR block, please see TN1137, [LatticeXP2 Memory Usage Guide](#).

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the low-to-high transition of the reset signal, as shown in Figure 2-18. The GSR input to the EBR is always asynchronous.

Figure 2-18. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of $1/f_{MAX}$ (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM and ROM implementations.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled.

sysDSP™ Block

The LatticeXP2 family provides a sysDSP block making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications include Bit Correlators, Fast Fourier Transform (FFT) functions, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/Decoder, Turbo Encoder/Decoder and Convolutional Encoder/Decoder. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.


sysDSP Block Approach Compare to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LatticeXP2 family, on the other hand, has many DSP blocks that support different data-widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2-19 compares the fully serial and the mixed parallel and serial implementations.

MULTADDSUBSUM sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. Additionally the operands A2 and B2 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A3 and B3. The result of both addition/subtraction are added in a summation block. The user can enable the input, output and pipeline registers. Figure 2-23 shows the MULTADDSUBSUM sysDSP element.

Figure 2-23. MULTADDSUBSUM




Clock, Clock Enable and Reset Resources

Global Clock, Clock Enable (CE) and Reset (RST) signals from routing are available to every DSP block. From four clock sources (CLK0, CLK1, CLK2, CLK3) one clock is selected for each input register, pipeline register and output

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.

Figure 2-26. Input Register Block



1. Shared with output register
2. Selected PIO.

Note: Simplified version does not show CE and SET/RESET details

Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The blocks on the PIOs on the left, right and bottom contain registers for SDR operation that are combined with an additional latch for DDR operation. Figure 2-27 shows the diagram of the Output Register Block for PIOs.

In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type or latch. In DDR mode, ONEG0 and OPOS0 are fed into registers on the positive edge of the clock. At the next clock cycle the registered OPOS0 is latched. A multiplexer running off the same clock cycle selects the correct register to feed the output (D0).

By combining output blocks of the complementary PIOs and sharing some registers from input blocks, a gearbox function can be implemented, to take four data streams ONEG0A, ONEG1A, ONEG1B and ONEG1B. Figure 2-27


DLL Calibrated DQS Delay Block

Source synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment. However, in DDR memories the clock, referred to as DQS, is not free-running, and this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only, as shown in Figure 2-30) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figure 2-30 and Figure 2-31 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of 6-bit bus calibration signals from two dedicated DLLs (DDR_DLL) on opposite sides of the device. Each DLL compensates DQS delays in its half of the device as shown in Figure 2-30. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

Figure 2-30. Edge Clock, DLL Calibration and DQS Local Bus Distribution



Density Shifting

The LatticeXP2 family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Hot Socketing Specifications^{1, 2, 3, 4}

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|----------|------------------------------|------------------------------------|------|------|------|-------|
| I_{DK} | Input or I/O Leakage Current | $0 \leq V_{IN} \leq V_{IH} (MAX.)$ | — | — | +/-1 | mA |

1. Insensitive to sequence of V_{CC} , V_{CCAUX} and V_{CCIO} . However, assumes monotonic rise/fall rates for V_{CC} , V_{CCAUX} and V_{CCIO} .
2. $0 \leq V_{CC} \leq V_{CC} (MAX)$, $0 \leq V_{CCIO} \leq V_{CCIO} (MAX)$ or $0 \leq V_{CCAUX} \leq V_{CCAUX} (MAX)$.
3. I_{DK} is additive to I_{PU} , I_{PW} or I_{BH} .
4. LVCMOS and LVTTTL only.

ESD Performance

Please refer to the [LatticeXP2 Product Family Qualification Summary](#) for complete qualification data, including ESD performance.

DC Electrical Characteristics

Over Recommended Operating Conditions

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
|--------------------|----------------------------------|--|----------------|------|----------------|---------|
| I_{IL}, I_{IH}^1 | Input or I/O Low Leakage | $0 \leq V_{IN} \leq V_{CCIO}$ | — | — | 10 | μA |
| | | $V_{CCIO} \leq V_{IN} \leq V_{IH} (MAX)$ | — | — | 150 | μA |
| I_{PU} | I/O Active Pull-up Current | $0 \leq V_{IN} \leq 0.7 V_{CCIO}$ | -30 | — | -150 | μA |
| I_{PD} | I/O Active Pull-down Current | $V_{IL} (MAX) \leq V_{IN} \leq V_{CCIO}$ | 30 | — | 210 | μA |
| I_{BHLS} | Bus Hold Low Sustaining Current | $V_{IN} = V_{IL} (MAX)$ | 30 | — | — | μA |
| I_{BHHS} | Bus Hold High Sustaining Current | $V_{IN} = 0.7 V_{CCIO}$ | -30 | — | — | μA |
| I_{BHLO} | Bus Hold Low Overdrive Current | $0 \leq V_{IN} \leq V_{CCIO}$ | — | — | 210 | μA |
| I_{BHHO} | Bus Hold High Overdrive Current | $0 \leq V_{IN} \leq V_{CCIO}$ | — | — | -150 | μA |
| V_{BHT} | Bus Hold Trip Points | | $V_{IL} (MAX)$ | — | $V_{IH} (MIN)$ | V |
| C1 | I/O Capacitance ² | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,$ $V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$ | — | 8 | — | pf |
| C2 | Dedicated Input Capacitance | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,$ $V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} (MAX)$ | — | 6 | — | pf |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.
2. T_A 25°C, $f = 1.0$ MHz.

Initialization Supply Current^{1, 2, 3, 4, 5}
Over Recommended Operating Conditions

| Symbol | Parameter | Device | Typical (25°C, Max. Supply) ⁶ | Units |
|-------------|---|--------|---|-------|
| I_{CC} | Core Power Supply Current | XP2-5 | 20 | mA |
| | | XP2-8 | 21 | mA |
| | | XP2-17 | 44 | mA |
| | | XP2-30 | 58 | mA |
| | | XP2-40 | 62 | mA |
| I_{CCAUX} | Auxiliary Power Supply Current ⁷ | XP2-5 | 67 | mA |
| | | XP2-8 | 74 | mA |
| | | XP2-17 | 112 | mA |
| | | XP2-30 | 124 | mA |
| | | XP2-40 | 130 | mA |
| I_{CCPLL} | PLL Power Supply Current (per PLL) | | 1.8 | mA |
| I_{CCIO} | Bank Power Supply Current (per Bank) | | 6.4 | mA |
| I_{CCJ} | VCCJ Power Supply Current | | 1.2 | mA |

1. For further information on supply current, please see TN1139, [Power Estimation and Management for LatticeXP2 Devices](#).
2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V_{CCIO} or GND.
3. Frequency 0 MHz.
4. Does not include additional current from bypass or decoupling capacitor across the supply.
5. A specific configuration pattern is used that scales with the size of the device; consists of 75% PFU utilization, 50% EBR, and 25% I/O configuration.
6. $T_J = 25^\circ\text{C}$, power supplies at nominal voltage.
7. In fpBGA and ftBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual auxiliary supply current is the sum of I_{CCAUX} and I_{CCPLL} . For csBGA, PQFP and TQFP packages the PLLs are powered independent of the auxiliary power supply.

MLVDS

The LatticeXP2 devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.

Figure 3-5. MLVDS (Reduced Swing Differential Standard)




Table 3-5. MLVDS DC Conditions¹

| Parameter | Description | Typical | | Units |
|------------|---|----------------|----------------|----------|
| | | $Z_o=50\Omega$ | $Z_o=70\Omega$ | |
| V_{CCIO} | Output Driver Supply (+/-5%) | 2.50 | 2.50 | V |
| Z_{OUT} | Driver Impedance | 10.00 | 10.00 | Ω |
| R_S | Driver Series Resistor (+/-1%) | 35.00 | 35.00 | Ω |
| R_{TL} | Driver Parallel Resistor (+/-1%) | 50.00 | 70.00 | Ω |
| R_{TR} | Receiver Termination (+/-1%) | 50.00 | 70.00 | Ω |
| V_{OH} | Output High Voltage (After R_{TL}) | 1.52 | 1.60 | V |
| V_{OL} | Output Low Voltage (After R_{TL}) | 0.98 | 0.90 | V |
| V_{OD} | Output Differential Voltage (After R_{TL}) | 0.54 | 0.70 | V |
| V_{CM} | Output Common Mode Voltage | 1.25 | 1.25 | V |
| I_{DC} | DC Output Current | 21.74 | 20.00 | mA |

1. For input buffer, see LVDS table.


For further information on LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see details of additional technical information at the end of this data sheet.

LatticeXP2 Internal Switching Characteristics¹ (Continued)

Over Recommended Operating Conditions

| Parameter | Description | -7 | | -6 | | -5 | | Units |
|--------------------------|---|--------|-------|--------|-------|--------|-------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RST_PIO} | Asynchronous reset time for PFU Logic | — | 0.386 | — | 0.419 | — | 0.452 | ns |
| t _{DEL} | Dynamic Delay Step Size | 0.035 | 0.035 | 0.035 | 0.035 | 0.035 | 0.035 | ns |
| EBR Timing | | | | | | | | |
| t _{CO_EBR} | Clock (Read) to Output from Address or Data | — | 2.774 | — | 3.142 | — | 3.510 | ns |
| t _{COO_EBR} | Clock (Write) to Output from EBR Output Register | — | 0.360 | — | 0.408 | — | 0.456 | ns |
| t _{SUDATA_EBR} | Setup Data to EBR Memory (Write Clk) | -0.167 | — | -0.198 | — | -0.229 | — | ns |
| t _{HDATA_EBR} | Hold Data to EBR Memory (Write Clk) | 0.194 | — | 0.231 | — | 0.267 | — | ns |
| t _{SUADDR_EBR} | Setup Address to EBR Memory (Write Clk) | -0.117 | — | -0.137 | — | -0.157 | — | ns |
| t _{HADDR_EBR} | Hold Address to EBR Memory (Write Clk) | 0.157 | — | 0.182 | — | 0.207 | — | ns |
| t _{SUWREN_EBR} | Setup Write/Read Enable to EBR Memory (Write/Read Clk) | -0.135 | — | -0.159 | — | -0.182 | — | ns |
| t _{HWREN_EBR} | Hold Write/Read Enable to EBR Memory (Write/Read Clk) | 0.158 | — | 0.186 | — | 0.214 | — | ns |
| t _{SUCE_EBR} | Clock Enable Setup Time to EBR Output Register (Read Clk) | 0.144 | — | 0.160 | — | 0.176 | — | ns |
| t _{HCE_EBR} | Clock Enable Hold Time to EBR Output Register (Read Clk) | -0.097 | — | -0.113 | — | -0.129 | — | ns |
| t _{RSTO_EBR} | Reset To Output Delay Time from EBR Output Register (Asynchronous) | — | 1.156 | — | 1.341 | — | 1.526 | ns |
| t _{SUBE_EBR} | Byte Enable Set-Up Time to EBR Output Register | -0.117 | — | -0.137 | — | -0.157 | — | ns |
| t _{HBE_EBR} | Byte Enable Hold Time to EBR Output Register Dynamic Delay on Each PIO | 0.157 | — | 0.182 | — | 0.207 | — | ns |
| t _{RSTREC_EBR} | Asynchronous reset recovery time for EBR | 0.233 | — | 0.291 | — | 0.347 | — | ns |
| t _{RST_EBR} | Asynchronous reset time for EBR | — | 1.156 | — | 1.341 | — | 1.526 | ns |
| PLL Parameters | | | | | | | | |
| t _{RSTKREC_PLL} | After RSTK De-assert, Recovery Time Before Next Clock Edge Can Toggle K-divider Counter | 1.000 | — | 1.000 | — | 1.000 | — | ns |
| t _{RSTREC_PLL} | After RST De-assert, Recovery Time Before Next Clock Edge Can Toggle M-divider Counter (Applies to M-Divider Portion of RST Only ²) | 1.000 | — | 1.000 | — | 1.000 | — | ns |
| DSP Block Timing | | | | | | | | |
| t _{SUI_DSP} | Input Register Setup Time | 0.135 | — | 0.151 | — | 0.166 | — | ns |
| t _{HI_DSP} | Input Register Hold Time | 0.021 | — | -0.006 | — | -0.031 | — | ns |
| t _{SUP_DSP} | Pipeline Register Setup Time | 2.505 | — | 2.784 | — | 3.064 | — | ns |

Figure 3-8. Write Through (SP Read/Write on Port A, Input Registers Only)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

LatticeXP2 sysCONFIG Port Timing Specifications

Over Recommended Operating Conditions


| Parameter | Description | Min | Max | Units |
|--|--|------|----------|---------|
| sysCONFIG POR, Initialization and Wake Up | | | | |
| t_{ICFG} | Minimum Vcc to INITN High | — | 50 | ms |
| t_{VMC} | Time from t_{ICFG} to valid Master CCLK | — | 2 | μ s |
| t_{PRGMRJ} | PROGRAMN Pin Pulse Rejection | — | 12 | ns |
| t_{PRGM} | PROGRAMN Low Time to Start Configuration | 50 | — | ns |
| t_{DINIT}^1 | PROGRAMN High to INITN High Delay | — | 1 | ms |
| $t_{DPPINIT}$ | Delay Time from PROGRAMN Low to INITN Low | — | 50 | ns |
| $t_{DPPDONE}$ | Delay Time from PROGRAMN Low to DONE Low | — | 50 | ns |
| t_{IODISS} | User I/O Disable from PROGRAMN Low | — | 35 | ns |
| t_{IOENSS} | User I/O Enabled Time from CCLK Edge During Wake-up Sequence | — | 25 | ns |
| t_{MWC} | Additional Wake Master Clock Signals after DONE Pin High | 0 | — | Cycles |
| sysCONFIG SPI Port (Master) | | | | |
| t_{CFGX} | INITN High to CCLK Low | — | 1 | μ s |
| t_{CSSPI} | INITN High to CSSPIN Low | — | 2 | μ s |
| t_{CSCCLK} | CCLK Low before CSSPIN Low | 0 | — | ns |
| t_{SOCDO} | CCLK Low to Output Valid | — | 15 | ns |
| t_{CSPID} | CSSPIN[0:1] Low to First CCLK Edge Setup Time | 2cyc | 600+6cyc | ns |
| f_{MAXSPI} | Max CCLK Frequency | — | 20 | MHz |
| t_{SUSPI} | SOSPI Data Setup Time Before CCLK | 7 | — | ns |
| t_{HSPI} | SOSPI Data Hold Time After CCLK | 10 | — | ns |
| sysCONFIG SPI Port (Slave) | | | | |
| $f_{MAXSPIS}$ | Slave CCLK Frequency | — | 25 | MHz |
| t_{RF} | Rise and Fall Time | 50 | — | mV/ns |
| t_{STCO} | Falling Edge of CCLK to SOSPI Active | — | 20 | ns |
| t_{STOZ} | Falling Edge of CCLK to SOSPI Disable | — | 20 | ns |
| t_{STSU} | Data Setup Time (SISPI) | 8 | — | ns |
| t_{STH} | Data Hold Time (SISPI) | 10 | — | ns |
| t_{STCKH} | CCLK Clock Pulse Width, High | 0.02 | 200 | μ s |
| t_{STCKL} | CCLK Clock Pulse Width, Low | 0.02 | 200 | μ s |
| t_{STVO} | Falling Edge of CCLK to Valid SOSPI Output | — | 20 | ns |
| t_{SCS} | CSSPISN High Time | 25 | — | ns |
| t_{SCSS} | CSSPISN Setup Time | 25 | — | ns |
| t_{SCSH} | CSSPISN Hold Time | 25 | — | ns |

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.

Signal Descriptions

| Signal Name | I/O | Description |
|---|-----|--|
| General Purpose | | |
| P[Edge] [Row/Column Number*]_[A/B] | I/O | <p>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</p> <p>[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or B (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.</p> <p>[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.</p> |
| GSRN | I | Global RESET signal (active low). Any I/O pin can be GSRN. |
| NC | — | No connect. |
| GND | — | Ground. Dedicated pins. |
| V _{CC} | — | Power supply pins for core logic. Dedicated pins. |
| V _{CCAUX} | — | Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers. |
| V _{CCPLL} | — | PLL supply pins. csBGA, PQFP and TQFP packages only. |
| V _{CCIOx} | — | Dedicated power supply pins for I/O bank x. |
| V _{REF1_x} , V _{REF2_x} | — | Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as V _{REF} inputs. When not used, they may be used as I/O pins. |
| PLL and Clock Functions (Used as user programmable I/O pins when not in use for PLL or clock pins) | | |
| [LOC][num]_V _{CCPLL} | — | Power supply pin for PLL: LLC, LRC, URC, ULC, num = row from center. |
| [LOC][num]_GPLL[T, C]_IN_A | I | General Purpose PLL (GPLL) input pads: LLC, LRC, URC, ULC, num = row from center, T = true and C = complement, index A,B,C...at each side. |
| [LOC][num]_GPLL[T, C]_FB_A | I | Optional feedback GPLL input pads: LLC, LRC, URC, ULC, num = row from center, T = true and C = complement, index A,B,C...at each side. |
| PCLK[T, C]_[n:0]_[3:0] | I | Primary Clock pads, T = true and C = complement, n per side, indexed by bank and 0,1,2,3 within bank. |
| [LOC]DQS[num] | I | DQS input pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = ball function number. Any pad can be configured to be output. |
| Test and Programming (Dedicated Pins) | | |
| TMS | I | Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration. |
| TCK | I | Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled. |
| TDI | I | Test Data in pin. Used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). Pull-up is enabled during configuration. |

Part Number Description



Ordering Information

The LatticeXP2 devices are marked with a single temperature grade, either Commercial or Industrial, as shown below.



| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-17E-5QN208I | 1.2V | -5 | Lead-Free PQFP | 208 | IND | 17 |
| LFXP2-17E-6QN208I | 1.2V | -6 | Lead-Free PQFP | 208 | IND | 17 |
| LFXP2-17E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 17 |
| LFXP2-17E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 17 |
| LFXP2-17E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 17 |
| LFXP2-17E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 17 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|--------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-30E-5FTN256I | 1.2V | -5 | Lead-Free ftBGA | 256 | IND | 30 |
| LFXP2-30E-6FTN256I | 1.2V | -6 | Lead-Free ftBGA | 256 | IND | 30 |
| LFXP2-30E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 30 |
| LFXP2-30E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 30 |
| LFXP2-30E-5FN672I | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 30 |
| LFXP2-30E-6FN672I | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 30 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|-----------------|------|-------|----------|
| LFXP2-40E-5FN484I | 1.2V | -5 | Lead-Free fpBGA | 484 | IND | 40 |
| LFXP2-40E-6FN484I | 1.2V | -6 | Lead-Free fpBGA | 484 | IND | 40 |
| LFXP2-40E-5FN672I | 1.2V | -5 | Lead-Free fpBGA | 672 | IND | 40 |
| LFXP2-40E-6FN672I | 1.2V | -6 | Lead-Free fpBGA | 672 | IND | 40 |

Conventional Packaging
Commercial

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|------------------|---------|-------|---------|------|-------|----------|
| LFXP2-5E-5M132C | 1.2V | -5 | csBGA | 132 | COM | 5 |
| LFXP2-5E-6M132C | 1.2V | -6 | csBGA | 132 | COM | 5 |
| LFXP2-5E-7M132C | 1.2V | -7 | csBGA | 132 | COM | 5 |
| LFXP2-5E-5FT256C | 1.2V | -5 | ftBGA | 256 | COM | 5 |
| LFXP2-5E-6FT256C | 1.2V | -6 | ftBGA | 256 | COM | 5 |
| LFXP2-5E-7FT256C | 1.2V | -7 | ftBGA | 256 | COM | 5 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|------------------|---------|-------|---------|------|-------|----------|
| LFXP2-8E-5M132C | 1.2V | -5 | csBGA | 132 | COM | 8 |
| LFXP2-8E-6M132C | 1.2V | -6 | csBGA | 132 | COM | 8 |
| LFXP2-8E-7M132C | 1.2V | -7 | csBGA | 132 | COM | 8 |
| LFXP2-8E-5FT256C | 1.2V | -5 | ftBGA | 256 | COM | 8 |
| LFXP2-8E-6FT256C | 1.2V | -6 | ftBGA | 256 | COM | 8 |
| LFXP2-8E-7FT256C | 1.2V | -7 | ftBGA | 256 | COM | 8 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|---------|------|-------|----------|
| LFXP2-17E-5FT256C | 1.2V | -5 | ftBGA | 256 | COM | 17 |
| LFXP2-17E-6FT256C | 1.2V | -6 | ftBGA | 256 | COM | 17 |
| LFXP2-17E-7FT256C | 1.2V | -7 | ftBGA | 256 | COM | 17 |
| LFXP2-17E-5F484C | 1.2V | -5 | fpBGA | 484 | COM | 17 |
| LFXP2-17E-6F484C | 1.2V | -6 | fpBGA | 484 | COM | 17 |
| LFXP2-17E-7F484C | 1.2V | -7 | fpBGA | 484 | COM | 17 |

| Part Number | Voltage | Grade | Package | Pins | Temp. | LUTs (k) |
|-------------------|---------|-------|---------|------|-------|----------|
| LFXP2-30E-5FT256C | 1.2V | -5 | ftBGA | 256 | COM | 30 |
| LFXP2-30E-6FT256C | 1.2V | -6 | ftBGA | 256 | COM | 30 |
| LFXP2-30E-7FT256C | 1.2V | -7 | ftBGA | 256 | COM | 30 |
| LFXP2-30E-5F484C | 1.2V | -5 | fpBGA | 484 | COM | 30 |
| LFXP2-30E-6F484C | 1.2V | -6 | fpBGA | 484 | COM | 30 |
| LFXP2-30E-7F484C | 1.2V | -7 | fpBGA | 484 | COM | 30 |
| LFXP2-30E-5F672C | 1.2V | -5 | fpBGA | 672 | COM | 30 |
| LFXP2-30E-6F672C | 1.2V | -6 | fpBGA | 672 | COM | 30 |
| LFXP2-30E-7F672C | 1.2V | -7 | fpBGA | 672 | COM | 30 |