

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	625
Number of Logic Elements/Cells	5000
Total RAM Bits	169984
Number of I/O	86
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	132-LFBGA, CSPBGA
Supplier Device Package	132-CSBGA (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-5e-6m132i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2-2. PFU Diagram



Slice

Slice 0 through Slice 2 contain two 4-input combinatorial Look-Up Tables (LUT4), which feed two registers. Slice 3 contains two LUT4s and no registers. For PFUs, Slice 0 and Slice 2 can also be configured as distributed memory, a capability not available in PFF blocks. Table 2-1 shows the capability of the slices in both PFF and PFU blocks along with the operation modes they enable. In addition, each PFU contains logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured as positive/negative edge triggered or level sensitive clocks.

Table 2-1.	Resources	and Modes	Available	per Slice
			/ IT amaint	

	PFU BLock		PFF Block	
Slice	Resources Modes		Resources	Modes
Slice 0	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 1	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 2	2 LUT4s and 2 Registers	Logic, Ripple, RAM, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM
Slice 3	2 LUT4s	Logic, ROM	2 LUT4s	Logic, ROM

Slice 0 through Slice 2 have 14 input signals: 13 signals from routing and one from the carry-chain (from the adjacent slice or PFU). There are seven outputs: six to routing and one to carry-chain (to the adjacent PFU). Slice 3 has 13 input signals from routing and four signals to routing. Table 2-2 lists the signals associated with Slice 0 to Slice 2.



Figure 2-3. Slice Diagram



DI[3:2] for Slice 2 and DI[1:0] for Slice 0 data

WAD [A:D] is a 4bit address from slice 1 LUT input

Table 2-2. Slice Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Multi-purpose	MO	Multipurpose Input
Input	Multi-purpose	M1	Multipurpose Input
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLK	System Clock
Input	Inter-PFU signal	FCI	Fast Carry-In ¹
Input	Inter-slice signal	FXA	Intermediate signal to generate LUT6 and LUT7
Input	Inter-slice signal	FXB	Intermediate signal to generate LUT6 and LUT7
Output	Data signals	F0, F1	LUT4 output register bypass signals
Output	Data signals	Q0, Q1	Register outputs
Output	Data signals	OFX0	Output of a LUT5 MUX
Output	Data signals	OFX1	Output of a LUT6, LUT7, LUT8 ² MUX depending on the slice
Output	Inter-PFU signal	FCO	Slice 2 of each PFU is the fast carry chain output ¹

1. See Figure 2-3 for connection details.

2. Requires two PFUs.







sysDSP Block Capabilities

The sysDSP block in the LatticeXP2 family supports four functional elements in three 9, 18 and 36 data path widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned) of its operands. The operands in the LatticeXP2 family sysDSP Blocks can be either signed or unsigned but not mixed within a function element. Similarly, the operand widths cannot be mixed within a block. DSP elements can be concatenated.

The resources in each sysDSP block can be configured to support the following four elements:

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Accumulate)

The number of elements available in each block depends on the width selected from the three available options: x9, x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions. Table 2-6 shows the capabilities of the block.

Width of Multiply	x9	x18	x36
MULT	8	4	1
MAC	2	2	_
MULTADDSUB	4	2	_
MULTADDSUBSUM	2	1	_

Some options are available in four elements. The input register in all the elements can be directly loaded or can be loaded as shift register from previous operand registers. By selecting 'dynamic operation' the following operations are possible:



- In the 'Signed/Unsigned' options the operands can be switched between signed and unsigned on every cycle.
- In the 'Add/Sub' option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

MULT sysDSP Element

This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-20 shows the MULT sysDSP element.

Figure 2-20. MULT sysDSP Element





MAC sysDSP Element

In this case, the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers but the output register is always enabled. The output register is used to store the accumulated value. The Accumulators in the DSP blocks in LatticeXP2 family can be initialized dynamically. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-21 shows the MAC sysDSP element.

Figure 2-21. MAC sysDSP





LatticeXP2 devices contain two types of sysIO buffer pairs.

1. Top and Bottom (Banks 0, 1, 4 and 5) sysIO Buffer Pairs (Single-Ended Outputs Only)

The sysIO buffer pairs in the top banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). One of the referenced input buffers can also be configured as a differential input.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

Only the I/Os on the top and bottom banks have programmable PCI clamps.

2. Left and Right (Banks 2, 3, 6 and 7) sysIO Buffer Pairs (50% Differential and 100% Single-Ended Outputs) The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two sets of single-ended input buffers (both ratioed and referenced) and one differential output driver. One of the referenced input buffers can also be configured as a differential input.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp pad is associated with the negative side of the differential I/O.

LVDS differential output drivers are available on 50% of the buffer pairs on the left and right banks.

Typical sysIO I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when $V_{CC, V} C_{CCONFIG} (V_{CCIO7})$ and V_{CCAUX} have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is the user's responsibility to ensure that all other V_{CCIO} banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. During power up and before the FPGA core logic becomes active, all user I/Os will be high-impedance with weak pull-up. Please refer to TN1136, <u>LatticeXP2 sysIO</u> Usage Guide for additional information.

The V_{CC} and V_{CCAUX} supply the power to the FPGA core fabric, whereas the V_{CCIO} supplies power to the I/O buffers. In order to simplify system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. V_{CCIO} supplies should be powered-up before or together with the V_{CC} and V_{CCAUX} supplies.

Supported sysIO Standards

The LatticeXP2 sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2V, 1.5V, 1.8V, 2.5V and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individual configuration options for drive strength, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSTL. Differential standards supported include LVDS, MLVDS, BLVDS, LVPECL, RSDS, differential SSTL and differential HSTL. Tables 2-12 and 2-13 show the I/O standards (together with their supply and reference voltages) supported by LatticeXP2 devices. For further information on utilizing the sysIO buffer to support a variety of standards please see TN1136, LatticeXP2 sysIO Usage Guide.



Table 2-12. Supported Input Standards

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)			
Single Ended Interfaces					
LVTTL	—	—			
LVCMOS33	_	_			
LVCMOS25	—	_			
LVCMOS18	—	1.8			
LVCMOS15	_	1.5			
LVCMOS12	_	—			
PCI33	—	_			
HSTL18 Class I, II	0.9	_			
HSTL15 Class I	0.75	—			
SSTL33 Class I, II	1.5	_			
SSTL25 Class I, II	1.25	_			
SSTL18 Class I, II	0.9	—			
Differential Interfaces		-			
Differential SSTL18 Class I, II	—	—			
Differential SSTL25 Class I, II	—	—			
Differential SSTL33 Class I, II	—	—			
Differential HSTL15 Class I	—	—			
Differential HSTL18 Class I, II	—	—			
LVDS, MLVDS, LVPECL, BLVDS, RSDS	—	_			

1. When not specified, V_{CCIO} can be set anywhere in the valid operating range (page 3-1).



Table 2-13. Supported Output Standards

Output Standard	Drive	V _{CCIO} (Nom.)			
Single-ended Interfaces					
LVTTL	4mA, 8mA, 12mA, 16mA, 20mA	3.3			
LVCMOS33	4mA, 8mA, 12mA 16mA, 20mA	3.3			
LVCMOS25	4mA, 8mA, 12mA, 16mA, 20mA	2.5			
LVCMOS18	4mA, 8mA, 12mA, 16mA	1.8			
LVCMOS15	4mA, 8mA	1.5			
LVCMOS12	2mA, 6mA	1.2			
LVCMOS33, Open Drain	4mA, 8mA, 12mA 16mA, 20mA	—			
LVCMOS25, Open Drain	4mA, 8mA, 12mA 16mA, 20mA				
LVCMOS18, Open Drain	4mA, 8mA, 12mA 16mA				
LVCMOS15, Open Drain	4mA, 8mA	_			
LVCMOS12, Open Drain	2mA, 6mA	_			
PCI33	N/A	3.3			
HSTL18 Class I, II	N/A	1.8			
HSTL15 Class I	N/A	1.5			
SSTL33 Class I, II	N/A	3.3			
SSTL25 Class I, II	N/A	2.5			
SSTL18 Class I, II	N/A	1.8			
Differential Interfaces					
Differential SSTL33, Class I, II	N/A	3.3			
Differential SSTL25, Class I, II	N/A	2.5			
Differential SSTL18, Class I, II	N/A	1.8			
Differential HSTL18, Class I, II	N/A	1.8			
Differential HSTL15, Class I	N/A	1.5			
LVDS ^{1, 2}	N/A	2.5			
MLVDS ¹	N/A	2.5			
BLVDS ¹	N/A	2.5			
LVPECL ¹	N/A	3.3			
RSDS ¹	N/A	2.5			
LVCMOS33D ¹	4mA, 8mA, 12mA, 16mA, 20mA	3.3			

1. Emulated with external resistors.

2. On the left and right edges, LVDS outputs are supported with a dedicated differential output driver on 50% of the I/Os. This solution does not require external resistors at the driver.

Hot Socketing

LatticeXP2 devices have been carefully designed to ensure predictable behavior during power-up and powerdown. Power supplies can be sequenced in any order. During power-up and power-down sequences, the I/Os remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits. This allows for easy integration with the rest of the system. These capabilities make the LatticeXP2 ideal for many multiple power supply and hot-swap applications.

IEEE 1149.1-Compliant Boundary Scan Testability

All LatticeXP2 devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in



Density Shifting

The LatticeXP2 family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.



Table 3-1. LVDS25E DC Conditions

Parameter	Description	Typical	Units
V _{CCIO}	Output Driver Supply (+/-5%)	2.50	V
Z _{OUT}	Driver Impedance	20	Ω
R _S	Driver Series Resistor (+/-1%)	158	Ω
R _P	Driver Parallel Resistor (+/-1%)	140	Ω
R _T	Receiver Termination (+/-1%)	100	Ω
V _{OH}	Output High Voltage (after R _P)	1.43	V
V _{OL}	Output Low Voltage (after R _P)	1.07	V
V _{OD}	Output Differential Voltage (After R _P)	0.35	V
V _{CM}	Output Common Mode Voltage	1.25	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	6.03	mA

LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3V VCCIO. The default drive current for LVCMOS33D output is 12mA with the option to change the device strength to 4mA, 8mA, 16mA or 20mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.



LVPECL

The LatticeXP2 devices support the differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL



Table 3-3. LVPECL DC Conditions¹

Parameter	Description	Typical	Units
V _{CCIO}	Output Driver Supply (+/-5%)	3.30	V
Z _{OUT}	Driver Impedance	10	Ω
R _S	Driver Series Resistor (+/-1%)	93	Ω
R _P	Driver Parallel Resistor (+/-1%)	196	Ω
R _T	Receiver Termination (+/-1%)	100	Ω
V _{OH}	Output High Voltage (After R _P)	2.05	V
V _{OL}	Output Low Voltage (After R _P)	1.25	V
V _{OD}	Output Differential Voltage (After R _P)	0.80	V
V _{CM}	Output Common Mode Voltage	1.65	V
Z _{BACK}	Back Impedance	100.5	Ω
I _{DC}	DC Output Current	12.11	mA

Over Recommended Operating Conditions

1. For input buffer, see LVDS table.



Typical Building Block Function Performance¹

Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-7 Timing	Units
Basic Functions		
16-bit Decoder	4.4	ns
32-bit Decoder	5.2	ns
64-bit Decoder	5.6	ns
4:1 MUX	3.7	ns
8:1 MUX	3.9	ns
16:1 MUX	4.3	ns
32:1 MUX	4.5	ns

Register-to-Register Performance

Function	-7 Timing	Units
Basic Functions		
16-bit Decoder	521	MHz
32-bit Decoder	537	MHz
64-bit Decoder	484	MHz
4:1 MUX	744	MHz
8:1 MUX	678	MHz
16:1 MUX	616	MHz
32:1 MUX	529	MHz
8-bit Adder	570	MHz
16-bit Adder	507	MHz
64-bit Adder	293	MHz
16-bit Counter	541	MHz
32-bit Counter	440	MHz
64-bit Counter	321	MHz
64-bit Accumulator	261	MHz
Embedded Memory Functions		
512x36 Single Port RAM, EBR Output Registers	315	MHz
1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers)	315	MHz
1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers)	231	MHz
Distributed Memory Functions		
16x4 Pseudo-Dual Port RAM (One PFU)	760	MHz
32x2 Pseudo-Dual Port RAM	455	MHz
64x1 Pseudo-Dual Port RAM	351	MHz
DSP Functions		
18x18 Multiplier (All Registers)	342	MHz
9x9 Multiplier (All Registers)	342	MHz
36x36 Multiply (All Registers)	330	MHz
18x18 Multiply/Accumulate (Input and Output Registers)	218	MHz
18x18 Multiply-Add/Sub-Sum (All Registers)	292	MHz



LatticeXP2 External Switching Characteristics (Continued)

			-	7	-	6	-5			
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units	
		XP2-5	0.00	—	0.00		0.00		ns	
		XP2-8	0.00	—	0.00		0.00		ns	
t _{H_DELPLL}	Register with Input Data Delay	XP2-17	0.00	—	0.00		0.00		ns	
		XP2-30	0.00	—	0.00	_	0.00	_	ns	
		XP2-40	0.00	—	0.00	_	0.00	_	ns	
DDR ² and DDF	2 ³ I/O Pin Parameters									
t _{DVADQ}	Data Valid After DQS (DDR Read)	XP2	—	0.29	—	0.29	—	0.29	UI	
t _{DVEDQ}	Data Hold After DQS (DDR Read)	XP2	0.71	—	0.71	_	0.71	_	UI	
t _{DQVBS}	Data Valid Before DQS	XP2	0.25	—	0.25		0.25		UI	
t _{DQVAS}	Data Valid After DQS	XP2	0.25	—	0.25		0.25		UI	
f _{MAX_DDR}	DDR Clock Frequency	XP2	95	200	95	166	95	133	MHz	
f _{MAX_DDR2}	DDR Clock Frequency	XP2	133	200	133	200	133	166	MHz	
Primary Clock										
f _{MAX_PRI}	Frequency for Primary Clock Tree	XP2	—	420	—	357	—	311	MHz	
t _{W_PRI}	Clock Pulse Width for Primary Clock	XP2	1	—	1	_	1	_	ns	
t _{SKEW_PRI}	Primary Clock Skew Within a Bank	XP2	_	160	_	160	_	160	ps	
Edge Clock (E	CLK1 and ECLK2)									
f _{MAX_ECLK}	Frequency for Edge Clock	XP2	_	420		357		311	MHz	
tw_eclk	Clock Pulse Width for Edge Clock	XP2	1	_	1	_	1	_	ns	
tskew_eclk	Edge Clock Skew Within an Edge of the Device	XP2	—	130	—	130	—	130	ps	

Over Recommended Operating Conditions

1. General timing numbers based on LVCMOS 2.5, 12mA, 0pf load.

2. DDR timing numbers based on SSTL25.

3. DDR2 timing numbers based on SSTL18.







Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.



LatticeXP2 sysCONFIG Port Timing Specifications

Parameter	Description	Min	Max	Units							
sysCONFIG POR, Initialization and Wake Up											
t _{ICFG}	Minimum Vcc to INITN High	_	50	ms							
t _{VMC}	Time from t _{ICFG} to valid Master CCLK	_	2	μs							
t _{PRGMRJ}	PROGRAMN Pin Pulse Rejection	_	12	ns							
t _{PRGM}	PROGRAMN Low Time to Start Configuration	50	—	ns							
t _{DINIT} 1	PROGRAMN High to INITN High Delay	_	1	ms							
t _{DPPINIT}	Delay Time from PROGRAMN Low to INITN Low	_	50	ns							
t _{DPPDONE}	Delay Time from PROGRAMN Low to DONE Low	_	50	ns							
t _{IODISS}	User I/O Disable from PROGRAMN Low	_	35	ns							
t _{IOENSS}	User I/O Enabled Time from CCLK Edge During Wake-up Sequence	_	25	ns							
t _{MWC}	Additional Wake Master Clock Signals after DONE Pin High	0	—	Cycles							
sysCONFIG SPI Port (Master)											
t _{CFGX}	INITN High to CCLK Low	_	1	μs							
t _{CSSPI}	INITN High to CSSPIN Low	_	2	μs							
t _{CSCCLK}	CCLK Low before CSSPIN Low	0	—	ns							
t _{SOCDO}	CCLK Low to Output Valid	_	15	ns							
t _{CSPID}	CSSPIN[0:1] Low to First CCLK Edge Setup Time	2cyc	600+6cyc	ns							
f _{MAXSPI}	Max CCLK Frequency	—	20	MHz							
t _{SUSPI}	SOSPI Data Setup Time Before CCLK	7	—	ns							
t _{HSPI}	SOSPI Data Hold Time After CCLK	10	—	ns							
sysCONFIG SP	I Port (Slave)										
f _{MAXSPIS}	Slave CCLK Frequency	—	25	MHz							
t _{RF}	Rise and Fall Time	50	—	mV/ns							
t _{STCO}	Falling Edge of CCLK to SOSPI Active	—	20	ns							
t _{STOZ}	Falling Edge of CCLK to SOSPI Disable	—	20	ns							
t _{STSU}	Data Setup Time (SISPI)	8	—	ns							
t _{STH}	Data Hold Time (SISPI)	10	—	ns							
t _{sтскн}	CCLK Clock Pulse Width, High	0.02	200	μs							
t _{STCKL}	CCLK Clock Pulse Width, Low	0.02	200	μs							
t _{STVO}	Falling Edge of CCLK to Valid SOSPI Output		20	ns							
t _{SCS}	CSSPISN High Time	25	—	ns							
t _{SCSS}	CSSPISN Setup Time	25	—	ns							
t _{SCSH}	CSSPISN Hold Time	25	—	ns							

Over Recommended Operating Conditions

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.









Switching Test Conditions

Figure 3-11 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-6.

Figure 3-11. Output Test Load, LVTTL and LVCMOS Standards



*CL Includes Test Fixture and Probe Capacitance

 Table 3-6. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	CL	Timing Ref.	V _T
				LVCMOS 3.3 = 1.5V	
				LVCMOS 2.5 = $V_{CCIO}/2$	
LVTTL and other LVCMOS settings (L -> H, H -> L)	∞	∞	0pF	LVCMOS 1.8 = V _{CCIO} /2	
				LVCMOS 1.5 = V _{CCIO} /2	_
				LVCMOS 1.2 = V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z -> H)	8	1MΩ		V _{CCIO} /2	
LVCMOS 2.5 I/O (Z -> L)	1MΩ	∞		V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H -> Z)	8	100		V _{OH} - 0.10	
LVCMOS 2.5 I/O (L -> Z)	100	∞		V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.



PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin

PICs Associated with DQS Strobe	PIO Within PIC	DDR Strobe (DQS) and Data (DQ) Pins										
For Left and Right Edges of the Device												
D[Edgo] [n 4]	А	DQ										
r[Euge] [11-4]	В	DQ										
D[Edga] [n 2]	А	DQ										
r[Euge] [II-3]	В	DQ										
D[Edgo] [n 2]	А	DQ										
	В	DQ										
P[Edge] [n-1]	А	DQ										
	В	DQ										
P[Edge] [n]	А	[Edge]DQSn										
	В	DQ										
P[Edge] [n+1]	А	DQ										
	В	DQ										
P[Edge] [n+2]	А	DQ										
	В	DQ										
P[Edge] [n+3]	А	DQ										
	В	DQ										
For Top and Bottom Edge	es of the Device											
P[Edge] [n-4]	А	DQ										
	В	DQ										
P[Edge] [n-3]	A	DQ										
	В	DQ										
P[Edge] [n-2]	A	DQ										
. [=090] [=]	В	DQ										
P[Edge] [n-1]	A	DQ										
. [=090][]	В	DQ										
P[Edge] [n]	A	[Edge]DQSn										
. [====================================	В	DQ										
P[Edge] [n+1]	A	DQ										
. [=a90][]	В	DQ										
P[Edge] [n+2]	A	DQ										
. [=390] [5]	В	DQ										
P[Edge] [n+3]	A	DQ										
	В	DQ										
P[Edge] [n+4]	A	DQ										
. [=390][]	В	DQ										

Notes:

1. "n" is a row PIC number.

^{2.} The DDR interface is designed for memories that support one DQS strobe up to 16 bits of data for the left and right edges and up to 18 bits of data for the top and bottom edges. In some packages, all the potential DDR data (DQ) pins may not be available. PIC numbering definitions are provided in the "Signal Names" column of the Signal Descriptions table.



Pin Information Summary (Cont.)

		XP2-5			XP2-8			XP2-17			XP2-30			XP2-40			
Pin Type		132 csBGA	144 TQFP	208 PQFP	256 ftBGA	132 csBGA	144 TQFP	208 PQFP	256 ftBGA	208 PQFP	256 ftBGA	484 fpBGA	256 ftBGA	484 fpBGA	672 fpBGA	484 fpBGA	672 fpBGA
PCI capable I/Os Bonding Out per Bank	Bank0	18	20	20	26	18	20	20	28	20	28	52	28	52	70	52	70
	Bank1	4	6	18	18	4	6	18	22	18	22	36	22	36	54	36	70
	Bank2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank4	8	8	18	18	8	8	18	26	18	26	36	26	38	54	38	70
	Bank5	14	18	20	24	14	18	20	24	20	24	52	24	53	70	53	70
	Bank6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Minimum requirement to implement a fully functional 8-bit wide DDR bus. Available DDR interface consists of at least 12 I/Os (1 DQS + 1 DQSB + 8 DQs + 1 DM + Bank VREF1).

Logic Signal Connections

Package pinout information can be found under "Data Sheets" on the LatticeXP2 product page of the Lattice website a www.latticesemi.com/products/fpga/xp2 and in the Lattice Diamond design software.

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Lattice <u>Thermal Management</u> document to find the device/ package specific thermal values.

For Further Information

- TN1139, Power Estimation and Management for LatticeXP2 Devices
- Power Calculator tool is included with the Lattice Diamond design tool or as a standalone download from www.latticesemi.com/products/designsoftware



LatticeXP2 Family Data Sheet Ordering Information

February 2012

Data Sheet DS1009

Part Number Description



Ordering Information

The LatticeXP2 devices are marked with a single temperature grade, either Commercial or Industrial, as shown below.



© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.