

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	625
Number of Logic Elements/Cells	5000
Total RAM Bits	169984
Number of I/O	172
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfxp2-5e-7ft256c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LatticeXP2 Family Data Sheet Introduction

#### February 2012

### Features

- flexiFLASH<sup>™</sup> Architecture
  - Instant-on
  - Infinitely reconfigurable
  - Single chip
  - FlashBAK<sup>™</sup> technology
  - Serial TAG memory
  - Design security

#### Live Update Technology

- TransFR<sup>™</sup> technology
- Secure updates with 128 bit AES encryption
- Dual-boot with external SPI

#### ■ sysDSP<sup>™</sup> Block

- Three to eight blocks for high performance Multiply and Accumulate
- 12 to 32 18x18 multipliers
- Each block supports one 36x36 multiplier or four 18x18 or eight 9x9 multipliers

### Embedded and Distributed Memory

- Up to 885 Kbits sysMEM<sup>™</sup> EBR
- Up to 83 Kbits Distributed RAM

#### ■ sysCLOCK<sup>™</sup> PLLs

- Up to four analog PLLs per device
- Clock multiply, divide and phase shifting

### Flexible I/O Buffer

- sysIO<sup>™</sup> buffer supports:
  - LVCMOS 33/25/18/15/12; LVTTL
  - SSTL 33/25/18 class I, II
  - HSTL15 class I; HSTL18 class I, II
  - PCI
  - LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS
- Pre-engineered Source Synchronous Interfaces
  - DDR / DDR2 interfaces up to 200 MHz
  - 7:1 LVDS interfaces support display applications
  - XGMII
- Density And Package Options
  - 5k to 40k LUT4s, 86 to 540 I/Os
  - csBGA, TQFP, PQFP, ftBGA and fpBGA packages
  - Density migration supported
- Flexible Device Configuration
  - SPI (master and slave) Boot Flash Interface
  - Dual Boot Image supported
  - Soft Error Detect (SED) macro embedded

### System Level Support

- IEEE 1149.1 and IEEE 1532 Compliant
- · On-chip oscillator for initialization & general use
- Devices operate with 1.2V power supply

Device	XP2-5	XP2-8	XP2-17	XP2-30	XP2-40
LUTs (K)	5	8	17	29	40
Distributed RAM (KBits)	10	18	35	56	83
EBR SRAM (KBits)	166	221	276	387	885
EBR SRAM Blocks	9	12	15	21	48
sysDSP Blocks	3	4	5	7	8
18 x 18 Multipliers	12	16	20	28	32
V <sub>CC</sub> Voltage	1.2	1.2	1.2	1.2	1.2
GPLL	2	2	4	4	4
Max Available I/O	172	201	358	472	540
Packages and I/O Combinations					•
132-Ball csBGA (8 x 8 mm)	86	86			
144-Pin TQFP (20 x 20 mm)	100	100			
208-Pin PQFP (28 x 28 mm)	146	146	146		
256-Ball ftBGA (17 x17 mm)	172	201	201	201	
484-Ball fpBGA (23 x 23 mm)			358	363	363
672-Ball fpBGA (27 x 27 mm)				472	540

### Table 1-1. LatticeXP2 Family Selection Guide

### Data Sheet DS1009

<sup>© 2012</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# Routing

There are many resources provided in the LatticeXP2 devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) or x6 (spans seven PFU) connections. The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered to allow both short and long connections routing between PFUs.

The LatticeXP2 family has an enhanced routing architecture to produce a compact design. The Diamond design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.

# sysCLOCK Phase Locked Loops (PLL)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The LatticeXP2 family supports between two and four full featured General Purpose PLLs (GPLL). The architecture of the GPLL is shown in Figure 2-4.

CLKI, the PLL reference frequency, is provided either from the pin or from routing; it feeds into the Input Clock Divider block. CLKFB, the feedback signal, is generated from CLKOP (the primary clock output) or from a user clock pin/logic. CLKFB feeds into the Feedback Divider and is used to multiply the reference frequency.

Both the input path and feedback signals enter the Voltage Controlled Oscillator (VCO) block. The phase and frequency of the VCO are determined from the input path and feedback signals. A LOCK signal is generated by the VCO to indicate that the VCO is locked with the input clock signal.

The output of the VCO feeds into the CLKOP Divider, a post-scalar divider. The duty cycle of the CLKOP Divider output can be fine tuned using the Duty Trim block, which creates the CLKOP signal. By allowing the VCO to operate at higher frequencies than CLKOP, the frequency range of the GPLL is expanded. The output of the CLKOP Divider is passed through the CLKOK Divider, a secondary clock divider, to generate lower frequencies for the CLKOK output. For applications that require even lower frequencies, the CLKOP signal is passed through a divide-by-three divider to produce the CLKOK2 output. The CLKOK2 output is provided for applications that use source synchronous logic. The Phase/Duty Cycle/Duty Trim block is used to adjust the phase and duty cycle of the CLKOP Divider output to generate the CLKOS signal. The phase/duty cycle setting can be pre-programmed or dynamically adjusted.

The clock outputs from the GPLL; CLKOP, CLKOK, CLKOK2 and CLKOS, are fed to the clock distribution network.

For further information on the GPLL please see TN1126, LatticeXP2 sysCLOCK PLL Design and Usage Guide.



### Figure 2-14. Slice0 through Slice2 Control Selection



### **Edge Clock Routing**

LatticeXP2 devices have eight high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. Each device has two edge clocks per edge. Figure 2-15 shows the selection muxes for these clocks.

#### Figure 2-15. Edge Clock Mux Connections









### sysDSP Block Capabilities

The sysDSP block in the LatticeXP2 family supports four functional elements in three 9, 18 and 36 data path widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned) of its operands. The operands in the LatticeXP2 family sysDSP Blocks can be either signed or unsigned but not mixed within a function element. Similarly, the operand widths cannot be mixed within a block. DSP elements can be concatenated.

The resources in each sysDSP block can be configured to support the following four elements:

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Accumulate)

The number of elements available in each block depends on the width selected from the three available options: x9, x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions. Table 2-6 shows the capabilities of the block.

Width of Multiply	x9	x18	x36
MULT	8	4	1
MAC	2	2	_
MULTADDSUB	4	2	_
MULTADDSUBSUM	2	1	_

Some options are available in four elements. The input register in all the elements can be directly loaded or can be loaded as shift register from previous operand registers. By selecting 'dynamic operation' the following operations are possible:



#### Table 2-11. PIO Signal List

Name	Туре	Description
CE	Control from the core	Clock enables for input and output block flip-flops
CLK	Control from the core	System clocks for input and output blocks
ECLK1, ECLK2	Control from the core	Fast edge clocks
LSR	Control from the core	Local Set/Reset
GSRN	Control from routing	Global Set/Reset (active low)
INCK <sup>2</sup>	Input to the core	Input to Primary Clock Network or PLL reference inputs
DQS	Input to PIO	DQS signal from logic (routing) to PIO
INDD	Input to the core	Unregistered data input to core
INFF	Input to the core	Registered input on positive edge of the clock (CLK0)
IPOS0, IPOS1	Input to the core	Double data rate registered inputs to the core
QPOS0 <sup>1</sup> , QPOS1 <sup>1</sup>	Input to the core	Gearbox pipelined inputs to the core
QNEG0 <sup>1</sup> , QNEG1 <sup>1</sup>	Input to the core	Gearbox pipelined inputs to the core
OPOS0, ONEG0, OPOS2, ONEG2	Output data from the core	Output signals from the core for SDR and DDR operation
OPOS1 ONEG1	Tristate control from the core	Signals to Tristate Register block for DDR operation
DEL[3:0]	Control from the core	Dynamic input delay control bits
TD	Tristate control from the core	Tristate signal from the core used in SDR operation
DDRCLKPOL	Control from clock polarity bus	Controls the polarity of the clock (CLK0) that feed the DDR input block
DQSXFER	Control from core	Controls signal to the Output block

1. Signals available on left/right/bottom only.

2. Selected I/O.

# PIO

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for operating in a variety of modes along with necessary clock and selection logic.

### Input Register Block

The input register blocks for PIOs contain delay elements and registers that can be used to condition high-speed interface signals, such as DDR memory interfaces and source synchronous interfaces, before they are passed to the device core. Figure 2-26 shows the diagram of the input register block.

Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and, in selected blocks, the input to the DQS delay block. If an input delay is desired, designers can select either a fixed delay or a dynamic delay DEL[3:0]. The delay, if selected, reduces input register hold time requirements when using a global clock.

The input block allows three modes of operation. In the Single Data Rate (SDR) mode, the data is registered, by one of the registers in the SDR Sync register block, with the system clock. In DDR mode two registers are used to sample the data on the positive and negative edges of the DQS signal which creates two data streams, D0 and D2. D0 and D2 are synchronized with the system clock before entering the core. Further information on this topic can be found in the DDR Memory Support section of this data sheet.

By combining input blocks of the complementary PIOs and sharing registers from output blocks, a gearbox function can be implemented, that takes a double data rate signal applied to PIOA and converts it as four data streams, IPOS0A, IPOS1A, IPOS0B and IPOS1B. Figure 2-26 shows the diagram using this gearbox function. For more information on this topic, please see TN1138, LatticeXP2 High Speed I/O Interface.



### Figure 2-28. DQS Input Routing (Left and Right)

	PIO A		PADA "T"
	PIO B		PADB "C"
	PIO A		PADA "T"
	PIO B	· · · · ·	PADB "C"
	PIO A		PADA "T"
	PIO B	↓+	PADB "C"
	PIO A		PADA "T"
	PIO B	┃┣	PADB "C"
DOG	PIO A	sysIO Buffer	
<ul> <li>■ DQ5</li> </ul>		Delay	LVDS Pair
+ DQS	PIO B	Delay	LVDS Pair
↓ DQS	PIO B PIO A		PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair
	→ PIO B → PIO A → PIO B		PADA "1"       LVDS Pair       PADB "C"       PADA "T"       LVDS Pair       LVDS Pair       PADB "C"
	→ PIO B     → PIO A     → PIO B     → PIO A		PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair
			PADA T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair LVDS Pair PADB "C"
			PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"

Figure 2-29. DQS Input Routing (Top and Bottom)

	PIO A		PADA "T"
	PIO B	+	PADB "C"
	PIO A		PADA "T"
	PIO B	· · · · ·	PADB "C"
<b>—</b>	PIO A		PADA "T" LVDS Pair
	PIO B	→	PADB "C"
<b>—</b>	PIO A		PADA "T"
<u> </u>	PIO B	→	PADB "C"
	PIO A	syslO Buffer	·
DQS		Palay	
•		Delay	LVDS Pair
	PIO B		LVDS Pair I I PADB "C" I
	PIO B PIO A		LVDS Pair I PADB "C"
	→ PIO B → PIO A → PIO B		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C"
	→ PIO B → PIO A → PIO B → PIO A		LVDS Pair PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair
	→ PIO B → PIO A → PIO B → PIO A → PIO B		LVDS Pair         PADB "C"         PADA "T"         LVDS Pair         PADB "C"         PADA "T"         LVDS Pair         PADA "C"         PADA "C"
	→ PIO B → PIO A → PIO A → PIO A → PIO A → PIO B → PIO A		LVDS Pair PADA "T" LVDS Pair PADA "T" PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T" LVDS Pair
			LVDS Pair   PADA "T" LVDS Pair PADA "T" PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair LVDS Pair PADB "C"
			LVDS Pair PADA "T" LVDS Pair PADB "C" PADB "C" PADB "C" PADB "C" PADB "C" PADB "C" PADB "C" PADA "T" LVDS Pair PADB "C" PADA "T" LVDS Pair PADA "T" LVDS Pair



and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage  $V_{CCJ}$  and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards. For more information, please see TN1141, LatticeXP2 sysCONFIG Usage Guide.

# flexiFLASH Device Configuration

The LatticeXP2 devices combine Flash and SRAM on a single chip to provide users with flexibility in device programming and configuration. Figure 2-33 provides an overview of the arrangement of Flash and SRAM configuration cells within the device. The remainder of this section provides an overview of these capabilities. See TN1141, LatticeXP2 sysCONFIG Usage Guide for a more detailed description.



Figure 2-33. Overview of Flash and SRAM Configuration Cells Within LatticeXP2 Devices

At power-up, or on user command, data is transferred from the on-chip Flash memory to the SRAM configuration cells that control the operation of the device. This is done with massively parallel buses enabling the parts to operate within microseconds of the power supplies reaching valid levels; this capability is referred to as Instant-On.

The on-chip Flash enables a single-chip solution eliminating the need for external boot memory. This Flash can be programmed through either the JTAG or Slave SPI ports of the device. The SRAM configuration space can also be infinitely reconfigured through the JTAG and Master SPI ports. The JTAG port is IEEE 1149.1 and IEEE 1532 compliant.

As described in the EBR section of the data sheet, the FlashBAK capability of the parts enables the contents of the EBR blocks to be written back into the Flash storage area without erasing or reprogramming other aspects of the device configuration. Serial TAG memory is also available to allow the storage of small amounts of data such as calibration coefficients and error codes.

For applications where security is important, the lack of an external bitstream provides a solution that is inherently more secure than SRAM only FPGAs. This is further enhanced by device locking. The device can be in one of three modes:



# **Density Shifting**

The LatticeXP2 family is designed to ensure that different density devices in the same family and in the same package have the same pinout. Furthermore, the architecture ensures a high success rate when performing design migration from lower density devices to higher density devices. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.



# Initialization Supply Current<sup>1, 2, 3, 4, 5</sup>

### **Over Recommended Operating Conditions**

Symbol	Parameter	Device	Typical (25°C, Max. Supply) <sup>6</sup>	Units
		XP2-5	20	mA
I <sub>CC</sub>	Core Power Supply Current	XP2-8	21	mA
		XP2-17	44	mA
		XP2-30	58	mA
		XP2-40	62	mA
I <sub>CCAUX</sub>		XP2-5	67	mA
	Auxiliary Power Supply Current <sup>7</sup>	XP2-8	74	mA
		XP2-17	112	mA
		XP2-30	124	mA
		XP2-40	130	mA
I <sub>CCPLL</sub>	PLL Power Supply Current (per PLL)		1.8	mA
I <sub>CCIO</sub>	Bank Power Supply Current (per Bank)		6.4	mA
ICCJ	VCCJ Power Supply Current		1.2	mA

1. For further information on supply current, please see TN1139, Power Estimation and Management for LatticeXP2 Devices.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the V<sub>CCIO</sub> or GND.

3. Frequency 0 MHz.

4. Does not include additional current from bypass or decoupling capacitor across the supply.

5. A specific configuration pattern is used that scales with the size of the device; consists of 75% PFU utilization, 50% EBR, and 25% I/O configuration.

6.  $T_J = 25^{\circ}C$ , power supplies at nominal voltage.

In fpBGA and ftBGA packages the PLLs are connected to and powered from the auxiliary power supply. For these packages, the actual
auxiliary supply current is the sum of I<sub>CCAUX</sub> and I<sub>CCPLL</sub>. For csBGA, PQFP and TQFP packages the PLLs are powered independent of the
auxiliary power supply.



# sysIO Recommended Operating Conditions

	V <sub>CCIO</sub> V <sub>REF</sub> (V)					
Standard	Min.	Тур.	Max.	Min.	Тур.	Max.
LVCMOS33 <sup>2</sup>	3.135	3.3	3.465	—		
LVCMOS25 <sup>2</sup>	2.375	2.5	2.625	—		
LVCMOS18	1.71	1.8	1.89	—	—	—
LVCMOS15	1.425	1.5	1.575	—		
LVCMOS12 <sup>2</sup>	1.14	1.2	1.26	—		
LVTTL33 <sup>2</sup>	3.135	3.3	3.465	—	—	—
PCI33	3.135	3.3	3.465	—		—
SSTL18_I <sup>2</sup> , SSTL18_II <sup>2</sup>	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I <sup>2</sup> , SSTL25_II <sup>2</sup>	2.375	2.5	2.625	1.15	1.25	1.35
SSTL33_I <sup>2</sup> , SSTL33_II <sup>2</sup>	3.135	3.3	3.465	1.3	1.5	1.7
HSTL15_l <sup>2</sup>	1.425	1.5	1.575	0.68	0.75	0.9
HSTL18_I <sup>2</sup> , HSTL18_II <sup>2</sup>	1.71	1.8	1.89	0.816	0.9	1.08
LVDS25 <sup>2</sup>	2.375	2.5	2.625	—		
MLVDS251	2.375	2.5	2.625	—		
LVPECL33 <sup>1, 2</sup>	3.135	3.3	3.465	—		
BLVDS25 <sup>1, 2</sup>	2.375	2.5	2.625	—		
RSDS <sup>1, 2</sup>	2.375	2.5	2.625	—		
SSTL18D_I <sup>2</sup> , SSTL18D_II <sup>2</sup>	1.71	1.8	1.89	—	—	—
SSTL25D_ I <sup>2</sup> , SSTL25D_II <sup>2</sup>	2.375	2.5	2.625	—	—	—
SSTL33D_ I <sup>2</sup> , SSTL33D_ II <sup>2</sup>	3.135	3.3	3.465	—	—	—
HSTL15D_ I <sup>2</sup>	1.425	1.5	1.575	—	—	—
HSTL18D_ I <sup>2</sup> , HSTL18D_ II <sup>2</sup>	1.71	1.8	1.89	_	—	—

#### **Over Recommended Operating Conditions**

1. Inputs on chip. Outputs are implemented with the addition of external resistors. 2. Input on this standard does not depend on the value of  $V_{CCIO}$ .



# sysIO Single-Ended DC Electrical Characteristics

Input/Output		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>		
Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V)	Max. (V)	Min. (V)	l <sub>OL</sub> 1 (mA)	l <sub>OH</sub> ¹ (mA)
LVCMOS33	-0.3	0.8	2.0	3.6	0.4	V <sub>CCIO</sub> - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVTTL33	-0.3	0.8	2.0	3.6	0.4	V <sub>CCIO</sub> - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS25	-0.3	0.7	1.7	3.6	0.4	V <sub>CCIO</sub> - 0.4	20, 16, 12, 8, 4	-20, -16, -12, -8, -4
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS18	-0.3	0.35 V <sub>CCIO</sub>	0.65 V <sub>CCIO</sub>	3.6	0.4	V <sub>CCIO</sub> - 0.4	16, 12, 8, 4	-16, -12, -8, -4
					0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
	0.2	0.25 \/	0.65 \	2.6	0.4	V <sub>CCIO</sub> - 0.4	8, 4	-8, -4
	-0.5	0.35 VCCIO	0.03 V CCIO	3.0	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
	-0.3	0.35 V	0.65 V	3.6	0.4	V <sub>CCIO</sub> - 0.4	6, 2	-6, -2
	-0.5	0.35 V <sub>CC</sub>	0.05 V <sub>CC</sub>	3.0	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
PCI33	-0.3	0.3 V <sub>CCIO</sub>	0.5 V <sub>CCIO</sub>	3.6	0.1 V <sub>CCIO</sub>	0.9 V <sub>CCIO</sub>	1.5	-0.5
SSTL33_I	-0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	0.7	V <sub>CCIO</sub> - 1.1	8	-8
SSTL33_II	-0.3	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	0.5	V <sub>CCIO</sub> - 0.9	16	-16
SSTI 25 I	-0.3	Vpcc - 0 18	Vp== ± 0.18	3.6	0.54	Vacua - 0.62	7.6	-7.6
001220_1	-0.0	VREF - 0.10	VREF + 0.10	0.0	0.04	ACCIO - 0.05	12	-12
SSTI 25 II	-0.3	V0 18	V+0 18	36	0.35	Vac: a 0.43	15.2	-15.2
001225_11	-0.0	VREF - 0.10	VREF + 0.10	0.0	0.00	ACCIO - 0.42	20	-20
SSTL18_I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	3.6	0.4	V <sub>CCIO</sub> - 0.4	6.7	-6.7
	-0.3	V0 125	V+0 125	36	0.28	Vac 0.28	8	-8
001210_1	-0.0	VREF - 0.120	VREF + 0.120	0.0	0.20	• • • • • • • • • • • • • • • • • • •	11	-11
HSTI 15 I	-0.3	Vpcc - 0 1		3.6	0.4		4	-4
	0.0	V REF - 0.1	v <sub>REF</sub> + 0.1	3.0	0.4	VCCID 0.4	8	-8
HSTI 18 I	-0.3	Vp== - 0 1		3.6	0.4		8	-8
	0.0	KEF - 0.1		0.0	U.T		12	-12
HSTL18_II	-0.3	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCIO</sub> - 0.4	16	-16

### **Over Recommended Operating Conditions**

 The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed n \* 8mA, where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.



### RSDS

The LatticeXP2 devices support differential RSDS standard. This standard is emulated using complementary LVC-MOS outputs in conjunction with a parallel resistor across the driver outputs. The RSDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-4 is one possible solution for RSDS standard implementation. Resistor values in Figure 3-4 are industry standard values for 1% resistors.



#### Figure 3-4. RSDS (Reduced Swing Differential Standard)

#### Table 3-4. RSDS DC Conditions<sup>1</sup>

Parameter	Description	Typical	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	294	Ω
R <sub>P</sub>	Driver Parallel Resistor (+/-1%)	121	Ω
R <sub>T</sub>	Receiver Termination (+/-1%)	100	Ω
V <sub>OH</sub>	Output High Voltage (After R <sub>P</sub> )	1.35	V
V <sub>OL</sub>	Output Low Voltage (After R <sub>P</sub> )	1.15	V
V <sub>OD</sub>	Output Differential Voltage (After R <sub>P</sub> )	0.20	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	101.5	Ω
I <sub>DC</sub>	DC Output Current	3.66	mA

#### **Over Recommended Operating Conditions**

1. For input buffer, see LVDS table.



### MLVDS

The LatticeXP2 devices support the differential MLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is supported by the LVDS differential input buffer. The scheme shown in Figure 3-5 is one possible solution for MLVDS standard implementation. Resistor values in Figure 3-5 are industry standard values for 1% resistors.





Table 3-5. MLVDS DC Conditions<sup>1</sup>

		Typical		
Parameter	Description	<b>Ζο=50</b> Ω	<b>Ζο=70</b> Ω	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	2.50	V
Z <sub>OUT</sub>	Driver Impedance	10.00	10.00	Ω
R <sub>S</sub>	Driver Series Resistor (+/-1%)	35.00	35.00	Ω
R <sub>TL</sub>	Driver Parallel Resistor (+/-1%)	50.00	70.00	Ω
R <sub>TR</sub>	Receiver Termination (+/-1%)	50.00	70.00	Ω
V <sub>OH</sub>	Output High Voltage (After R <sub>TL</sub> )	1.52	1.60	V
V <sub>OL</sub>	Output Low Voltage (After R <sub>TL</sub> )	0.98	0.90	V
V <sub>OD</sub>	Output Differential Voltage (After R <sub>TL</sub> )	0.54	0.70	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	1.25	V
I <sub>DC</sub>	DC Output Current	21.74	20.00	mA

1. For input buffer, see LVDS table.

For further information on LVPECL, RSDS, MLVDS, BLVDS and other differential interfaces please see details of additional technical information at the end of this data sheet.



# Typical Building Block Function Performance<sup>1</sup>

### Pin-to-Pin Performance (LVCMOS25 12mA Drive)

Function	-7 Timing	Units	
Basic Functions			
16-bit Decoder	4.4	ns	
32-bit Decoder	5.2	ns	
64-bit Decoder	5.6	ns	
4:1 MUX	3.7	ns	
8:1 MUX	3.9	ns	
16:1 MUX	4.3	ns	
32:1 MUX	4.5	ns	

### **Register-to-Register Performance**

Function	-7 Timing	Units	
Basic Functions			
16-bit Decoder	521	MHz	
32-bit Decoder	537	MHz	
64-bit Decoder	484	MHz	
4:1 MUX	744	MHz	
8:1 MUX	678	MHz	
16:1 MUX	616	MHz	
32:1 MUX	529	MHz	
8-bit Adder	570	MHz	
16-bit Adder	507	MHz	
64-bit Adder	293	MHz	
16-bit Counter	541	MHz	
32-bit Counter	440	MHz	
64-bit Counter	321	MHz	
64-bit Accumulator	261	MHz	
Embedded Memory Functions	•		
512x36 Single Port RAM, EBR Output Registers	315	MHz	
1024x18 True-Dual Port RAM (Write Through or Normal, EBR Output Registers)	315	MHz	
1024x18 True-Dual Port RAM (Write Through or Normal, PLC Output Registers)	231	MHz	
Distributed Memory Functions	•		
16x4 Pseudo-Dual Port RAM (One PFU)	760	MHz	
32x2 Pseudo-Dual Port RAM	455	MHz	
64x1 Pseudo-Dual Port RAM	351	MHz	
DSP Functions			
18x18 Multiplier (All Registers)	342	MHz	
9x9 Multiplier (All Registers)	342	MHz	
36x36 Multiply (All Registers)	330	MHz	
18x18 Multiply/Accumulate (Input and Output Registers)	218	MHz	
18x18 Multiply-Add/Sub-Sum (All Registers)	292	MHz	







Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.



# LatticeXP2 sysCONFIG Port Timing Specifications

Parameter	Description	Min	Max	Units			
sysCONFIG POR, Initialization and Wake Up							
t <sub>ICFG</sub>	Minimum Vcc to INITN High	_	50	ms			
t <sub>VMC</sub>	Time from t <sub>ICFG</sub> to valid Master CCLK	_	2	μs			
t <sub>PRGMRJ</sub>	PROGRAMN Pin Pulse Rejection	_	12	ns			
t <sub>PRGM</sub>	PROGRAMN Low Time to Start Configuration	50	—	ns			
t <sub>DINIT</sub> 1	PROGRAMN High to INITN High Delay	_	1	ms			
t <sub>DPPINIT</sub>	Delay Time from PROGRAMN Low to INITN Low	_	50	ns			
t <sub>DPPDONE</sub>	Delay Time from PROGRAMN Low to DONE Low	_	50	ns			
t <sub>IODISS</sub>	User I/O Disable from PROGRAMN Low	_	35	ns			
t <sub>IOENSS</sub>	User I/O Enabled Time from CCLK Edge During Wake-up Sequence	_	25	ns			
t <sub>MWC</sub>	Additional Wake Master Clock Signals after DONE Pin High	0	—	Cycles			
sysCONFIG SP	I Port (Master)						
t <sub>CFGX</sub>	INITN High to CCLK Low	_	1	μs			
t <sub>CSSPI</sub>	INITN High to CSSPIN Low	_	2	μs			
t <sub>CSCCLK</sub>	CCLK Low before CSSPIN Low	0	—	ns			
t <sub>SOCDO</sub>	CCLK Low to Output Valid	_	15	ns			
t <sub>CSPID</sub>	CSSPIN[0:1] Low to First CCLK Edge Setup Time	2cyc	600+6cyc	ns			
f <sub>MAXSPI</sub>	Max CCLK Frequency	—	20	MHz			
t <sub>SUSPI</sub>	SOSPI Data Setup Time Before CCLK	7	—	ns			
t <sub>HSPI</sub>	SOSPI Data Hold Time After CCLK	10	—	ns			
sysCONFIG SP	I Port (Slave)						
f <sub>MAXSPIS</sub>	Slave CCLK Frequency	—	25	MHz			
t <sub>RF</sub>	Rise and Fall Time	50	—	mV/ns			
t <sub>STCO</sub>	Falling Edge of CCLK to SOSPI Active	—	20	ns			
t <sub>STOZ</sub>	Falling Edge of CCLK to SOSPI Disable	—	20	ns			
t <sub>STSU</sub>	Data Setup Time (SISPI)	8	—	ns			
t <sub>STH</sub>	Data Hold Time (SISPI)	10	—	ns			
t <sub>sтскн</sub>	CCLK Clock Pulse Width, High	0.02	200	μs			
t <sub>STCKL</sub>	CCLK Clock Pulse Width, Low	0.02	200	μs			
t <sub>STVO</sub>	Falling Edge of CCLK to Valid SOSPI Output		20	ns			
t <sub>SCS</sub>	CSSPISN High Time	25	—	ns			
t <sub>SCSS</sub>	CSSPISN Setup Time	25	—	ns			
t <sub>SCSH</sub>	CSSPISN Hold Time	25	—	ns			

### **Over Recommended Operating Conditions**

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of PROGRAMN.



# FlashBAK Time (from EBR to Flash)

### **Over Recommended Operating Conditions**

Device	EBR Density (Bits)	Time (Typ.)	Units
XP2-5	166K	1.5	S
XP2-8	221K	1.5	S
XP2-17	276K	1.5	S
XP2-30	387K	2.0	S
XP2-40	885K	3.0	S

# JTAG Port Timing Specifications

### **Over Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units	
f <sub>MAX</sub>	TCK Clock Frequency	—	25	MHz	
t <sub>BTCP</sub>	TCK [BSCAN] clock pulse width	40	—	ns	
t <sub>BTCPH</sub>	TCK [BSCAN] clock pulse width high	20	—	ns	
t <sub>BTCPL</sub>	TCK [BSCAN] clock pulse width low	20	—	ns	
t <sub>BTS</sub>	TCK [BSCAN] setup time	8	—	ns	
t <sub>BTH</sub>	TCK [BSCAN] hold time	10	—	ns	
t <sub>BTRF</sub>	TCK [BSCAN] rise/fall time	50	—	mV/ns	
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	—	10	ns	
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	—	10	ns	
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	—	10	ns	
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	—	ns	
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	—	ns	
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	—	25	ns	
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable	—	25	ns	
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	25	ns	



## Pin Information Summary (Cont.)

XP2-5			XP2-8				XP2-17			XP2-30			XP2-40				
Pin Type		132 csBGA	144 TQFP	208 PQFP	256 ftBGA	132 csBGA	144 TQFP	208 PQFP	256 ftBGA	208 PQFP	256 ftBGA	484 fpBGA	256 ftBGA	484 fpBGA	672 fpBGA	484 fpBGA	672 fpBGA
PCI capable I/Os Bonding Out per Bank	Bank0	18	20	20	26	18	20	20	28	20	28	52	28	52	70	52	70
	Bank1	4	6	18	18	4	6	18	22	18	22	36	22	36	54	36	70
	Bank2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank4	8	8	18	18	8	8	18	26	18	26	36	26	38	54	38	70
	Bank5	14	18	20	24	14	18	20	24	20	24	52	24	53	70	53	70
	Bank6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bank7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

1. Minimum requirement to implement a fully functional 8-bit wide DDR bus. Available DDR interface consists of at least 12 I/Os (1 DQS + 1 DQSB + 8 DQs + 1 DM + Bank VREF1).

# **Logic Signal Connections**

Package pinout information can be found under "Data Sheets" on the LatticeXP2 product page of the Lattice website a www.latticesemi.com/products/fpga/xp2 and in the Lattice Diamond design software.

## **Thermal Management**

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Lattice <u>Thermal Management</u> document to find the device/ package specific thermal values.

# For Further Information

- TN1139, Power Estimation and Management for LatticeXP2 Devices
- Power Calculator tool is included with the Lattice Diamond design tool or as a standalone download from <a href="http://www.latticesemi.com/products/designsoftware">www.latticesemi.com/products/designsoftware</a>



# LatticeXP2 Family Data Sheet Ordering Information

#### February 2012

Data Sheet DS1009

### **Part Number Description**



## **Ordering Information**

The LatticeXP2 devices are marked with a single temperature grade, either Commercial or Industrial, as shown below.



© 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# LatticeXP2 Family Data Sheet Revision History

September 2014

Data Sheet DS1009

## **Revision History**

Date	Version	Section	Change Summary
May 2007	01.1	_	Initial release.
September 2007	01.2	DC and Switching Characteristics	Added JTAG Port Timing Waveforms diagram.
			Updated sysCLOCK PLL Timing table.
		Pinout Information	Added Thermal Management text section.
February 2008	01.3	Architecture	Added LVCMOS33D to Supported Output Standards table.
			Clarified: "This Flash can be programmed through either the JTAG or Slave SPI ports of the device. The SRAM configuration space can also be infinitely reconfigured through the JTAG and Master SPI ports."
			Added External Slave SPI Port to Serial TAG Memory section. Updated Serial TAG Memory diagram.
		DC and Switching Characteristics	Updated Flash Programming Specifications table.
			Added "8W" specification to Hot Socketing Specifications table.
			Updated Timing Tables
			Clarifications for IIH in DC Electrical Characteristics table.
			Added LVCMOS33D section
			Updated DOA and DOA (Regs) to EBR Timing diagrams.
			Removed Master Clock Frequency and Duty Cycle sections from the LatticeXP2 sysCONFIG Port Timing Specifications table. These are listed on the On-chip Oscillator and Configuration Master Clock Characteristics table.
			Changed CSSPIN to CSSPISN in description of $t_{SCS}, t_{SCSS},$ and $t_{SCSH}$ parameters. Removed $t_{SOE}$ parameter.
			Clarified On-chip Oscillator documentation
			Added Switching Test Conditions
		Pinout Information	Added "True LVDS Pairs Bonding Out per Bank," "DDR Banks Bonding Out per I/O Bank," and "PCI capable I/Os Bonding Out per Bank" to Pin Information Summary in place of previous blank table "PCI and DDR Capabilities of the Device-Package Combinations"
			Removed pinout listing. This information is available on the LatticeXP2 product web pages
		Ordering Information	Added XP2-17 "8W" and all other family OPNs.
April 2008	01.4	DC and Switching	Updated Absolute Maximum Ratings footnotes.
		Characteristics	Updated Recommended Operating Conditions Table footnotes.
			Updated Supply Current (Standby) Table
			Updated Initialization Supply Current Table
			Updated Programming and Erase Flash Supply Current Table
			Updated Register to Register Performance Table
			Updated LatticeXP2 External Switching Characteristics Table
			Updated LatticeXP2 Internal Switching Characteristics Table
			Updated sysCLOCK PLL Timing Table

© 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.