



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 17 |
| Program Memory Size | 14KB (8K × 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 17x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1559-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (refer to Section 24.0 "Instruction Set Summary").

Note 1: The <u>C and DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

| U-0 | U-0 | U-0 | R-1/q | R-1/q | R/W-0/u | R/W-0/u | R/W-0/u |
|-------|-----|-----|-------|-------|---------|-------------------|------------------|
| _ | — | — | TO | PD | Z | DC ⁽¹⁾ | C ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition |

| bit 7-5 | Unimplemented: Read as '0' |
|---------|--|
| bit 4 | TO: Time-Out bit |
| | 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred |
| bit 3 | PD: Power-Down bit |
| | 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction |
| bit 2 | Z: Zero bit |
| | 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero |
| bit 1 | DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ |
| | 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result |
| bit 0 | C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ |
| | 1 = A carry-out from the Most Significant bit of the result occurred |
| | 0 = No carry-out from the Most Significant bit of the result occurred |
| Note 1: | For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the |

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

PIC16LF1554/1559

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other Resets |
|---------|-----------------------|---------------|------------------|----------------|------------------|------------------|--------------|----------------|---------------|-----------------------|---------------------------------|
| Bank 7 | | | | | | | | | | | |
| 380h | INDF0 ⁽¹⁾ | Addressing t | this location us | cal register) | xxxx xxxx | uuuu uuuu | | | | | |
| 381h | INDF1 ⁽¹⁾ | Addressing t | this location us | es contents of | FSR1H/FSR1 | L to address | data memor | y (not a physi | cal register) | XXXX XXXX | uuuu uuuu |
| 382h | PCL ⁽¹⁾ | | | Program C | Counter (PC) L | east Significa | ant Byte | | | 0000 0000 | 0000 0000 |
| 383h | STATUS ⁽¹⁾ | _ | _ | _ | TO | PD | Z | DC | С | 1 1000 | q quuu |
| 384h | FSR0L ⁽¹⁾ | | | Indirect Da | ata Memory Ad | dress 0 Low | Pointer | | | 0000 0000 | uuuu uuuu |
| 385h | FSR0H ⁽¹⁾ | | | Indirect Da | ta Memory Ac | ldress 0 High | Pointer | | | 0000 0000 | 0000 0000 |
| 386h | FSR1L ⁽¹⁾ | | | Indirect Da | ata Memory Ad | dress 1 Low | Pointer | | | 0000 0000 | uuuu uuuu |
| 387h | FSR1H ⁽¹⁾ | | | Indirect Da | ta Memory Ac | ldress 1 High | Pointer | | | 0000 0000 | 0000 0000 |
| 388h | BSR ⁽¹⁾ | — | — | — | | | BSR<4:0> | | | 0 0000 | 0 0000 |
| 389h | WREG ⁽¹⁾ | | | | Working R | egister | | | | 0000 0000 | uuuu uuuu |
| 38Ah | PCLATH ⁽¹⁾ | — | | Write Bu | ffer for the upp | per 7 bits of th | ne Program C | ounter | | -000 0000 | -000 0000 |
| 38Bh | INTCON ⁽¹⁾ | GIE | PEIE | TMR0IE | INTE | IOCIE | TMR0IF | INTF | IOCIF | 0000 0000 | 0000 0000 |
| 38Ch | — | | Unimplemented | | | | | | | | |
| 38Dh | — | Unimplemented | | | | | | | | — | — |
| 38Eh | — | | Unimplemented | | | | | | | | — |
| 38Fh | — | | Unimplemented | | | | | | | | — |
| 390h | — | | | | Unimplem | ented | | | | — | — |
| 391h | IOCAP | — | — | IOCAP5 | IOCAP4 | IOCAP3 | IOCAP2 | IOCAP1 | IOCAP0 | 00 0000 | 00 0000 |
| 392h | IOCAN | — | — | IOCAN5 | IOCAN4 | IOCAN3 | IOCAN2 | IOCAN1 | IOCAN0 | 00 0000 | 00 0000 |
| 393h | IOCAF | — | — | IOCAF5 | IOCAF4 | IOCAF3 | IOCAF2 | IOCAF1 | IOCAF0 | 00 0000 | 00 0000 |
| 304h | IOCBP ⁽²⁾ | | | | Unimplem | ented | | | | — | — |
| 39411 | IOCBP ⁽³⁾ | IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | — | — | — | — | 0000 | 0000 |
| 305h | IOCBN ⁽²⁾ | | | | Unimplem | ented | | | | — | — |
| 39311 | IOCBN ⁽³⁾ | IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | — | — | — | — | 0000 | 0000 |
| 306h | IOCBF ⁽²⁾ | | | | Unimplem | ented | | | | — | — |
| 39011 | IOCBF ⁽³⁾ | IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | — | — | — | — | 0000 | 0000 |
| 397h | — | | | | Unimplem | ented | | | | — | — |
| 398h | — | | | | Unimplem | ented | | | | — | — |
| 399h | — | | | | Unimplem | ented | | | | — | — |
| 39Ah | — | | | | Unimplem | ented | | | | — | — |
| 39Bh | — | | | | Unimplem | ented | | | | — | — |
| 39Ch | — | | | | Unimplem | ented | | | | — | — |
| 39Dh | — | | | | Unimplem | ented | | | | — | — |
| 39Eh | — | | | | Unimplem | ented | | | | — | — |
| 39Fh | _ | | | | Unimplem | ented | | | | _ | - |

TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend: Note

1: These registers can be accessed from any bank.

PIC16LF1554. 2:

PIC16LF1559. 3:

4: These registers/bits are available at two address locations, in Bank 1 and Bank 14.

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode).

Internal clock sources are contained within the oscillator module. The oscillator block has two internal oscillators that are used to generate two system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Clear the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - An external clock source determined by the value of the FOSC bits.

See **Section 5.3** "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through Configuration Words:

- High power, 4-20 MHz (FOSC = 11)
- Medium power, 0.5-4 MHz (FOSC = 10)
- Low power, 0-0.5 MHz (FOSC = 01)

When EC mode is selected, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 5-2:

EXTERNAL CLOCK (EC) MODE OPERATION



5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

| Switch From | Switch To | Frequency | Oscillator Delay |
|------------------|---|---|---|
| Sleep | LFINTOSC ⁽¹⁾ MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾ | 31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz | Oscillator Warm-up Delay Twarm ⁽²⁾ |
| Sleep/POR | EC ⁽¹⁾ | DC – 32 MHz | 2 cycles |
| LFINTOSC | EC ⁽¹⁾ | DC – 32 MHz | 1 cycle of each |
| Any clock source | MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾ | 31.25 kHz-500 kHz 31.25 kHz-16 MHz | 2 μs (approx.) |
| Any clock source | LFINTOSC ⁽¹⁾ | 31 kHz | 1 cycle of each |
| PLL inactive | PLL active | 16-32 MHz | 2 ms (approx.) |

TABLE 5-1: OSCILLATOR SWITCHING DELAYS

Note 1: PLL inactive.

2: See Section 25.0 "Electrical Specifications".

PIC16LF1554/1559





6.3 Register Definitions: BOR Control

REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

| R/W-1/u | R/W-0/u | U-0 | U-0 | U-0 | U-0 | U-0 | R-q/u | |
|-------------|---------|-----|-----|-----|-----|-----|--------|--|
| SBOREN | BORFS | — | — | — | — | — | BORRDY | |
| bit 7 bit 0 | | | | | | | | |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition |

| bit 7 | <pre>SBOREN: Software Brown-Out Reset Enable bit If BOREN <1:0> in Configuration Words = 01: 1 = BOR Enabled 0 = BOR Disabled If BOREN <1:0> in Configuration Words ≠ 01: SBOREN is read/write, but has no effect on the BOR</pre> |
|---------|---|
| bit 6 | BORFS: Brown-Out Reset Fast Start bit ⁽¹⁾ <u>If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):</u> 1 = Band gap is forced on always (covers sleep/wake-up/operating cases) 0 = Band gap operates normally, and may turn off <u>If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)</u> BORFS is Read/Write, but has no effect. |
| bit 5-1 | Unimplemented: Read as '0' |
| bit 0 | BORRDY: Brown-Out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive |
| Note 1: | BOREN<1:0> bits are located in Configuration Words. |

PIC16LF1554/1559

FIGURE 10-6: FLASH PROGRAM MEMORY WRITE FLOWCHART



| U-1 | R/W-0/0 | R/W-0/0 | R/W/HC-0/0 | R/W/HC-x/q | R/W-0/0 | R/S/HC-0/0 | R/S/HC-0/0 | |
|--|------------------------------------|----------------------------------|-------------------------|----------------------------|-------------------|--------------------|------------------|--|
| — | CFGS | LWLO | FREE | WRERR | WREN | WR | RD | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | |
| S = Bit can c | only be set | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all c | ther Resets | |
| '1' = Bit is se | et | '0' = Bit is clea | ared | HC = Bit is cl | eared by hardw | are | | |
| | | | | | | | | |
| bit 7 | Unimplemen | ted: Read as ' | 1' | | | | | |
| bit 6 | CFGS: Config | guration Select | bit | | | | | |
| | 1 = Access(| Configuration, L | Iser ID and De | evice ID Regis | ters | | | |
| hit 5 | | Write Latches | ∩olv bit(1) | | | | | |
| DIUS | 1 = Only the | addressed pro | oram memory | write latch is I | oaded/updated | on the next WI | R command | |
| | 0 = The addr | ressed program | memory write | alatch is loade | d/updated and a | a write of all pro | gram memory | |
| | write lato | hes will be initiated | ated on the ne | ext WR comma | and | | | |
| bit 4 | FREE: Progra | am Flash Erase | e Enable bit | | | | | |
| | 1 = Performs | s an erase oper | ation on the n | ext WR comm t WR comman | and (hardware) | cleared upon c | ompletion) | |
| hit 3 | WRERR Pro | oram/Erase Er | ror Flag bit(2) | | | | | |
| bit 0 | 1 = Condition | n indicates an | improper prog | ram or erase | sequence atter | mpt or termina | tion (bit is set | |
| | automati | cally on any se | t attempt (write | e '1') of the W | R bit). | • | , | |
| | 0 = The prog | ram or erase o | peration comp | eleted normally | /. | | | |
| bit 2 | WREN: Prog | ram/Erase Ena | ble bit | | | | | |
| | $\perp = Allows pl0 = Inhibits pl$ | rogram/erase c programming/er | ycles asing of progr | am Flash | | | | |
| bit 1 | WR: Write Co | ontrol bit | aong or progr | | | | | |
| | 1 = Initiates | a program Flas | h program/era | se operation. | | | | |
| | The oper | ration is self-tim | ed and the bit | is cleared by | hardware once | operation is co | mplete. | |
| | The WR | bit can only be | set (not cleare | ed) in software | e. nd inactivo | | | |
| hit 0 | RD . Read Co | ntrol hit | | is complete a | | | | |
| DIL U | 1 = Initiates | a program Flas | h read. Read f | akes one cvcl | e. RD is cleared | l in hardware. T | he RD bit can | |
| | only be s | set (not cleared |) in software. | , , . . | | | | |
| | 0 = Does not | t initiate a progr | am Flash read | d. | | | | |
| Note 1: T | he LWLO bit is ig | nored during a | program men | nory erase ope | eration (FREE = | 1). | | |
| 2: | ne wKEKK bit is | automatically | set by hardwa | re when a proo | gram memory w | rite or erase of | peration is | |

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

12.0 INTERRUPT-ON-CHANGE

The PORTA and PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- · Individual pin configuration
- Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

12.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

12.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

| REGIOTER | | | | CONTINCE | | | | | |
|--|---|----------------------------------|---------------------|--------------------|-------------------|-----------------|----------------|--|--|
| R/W-0/0 | R/W-0/0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 | | |
| ADxEPPOL | . ADxIPPOL | — | — | — | — | ADxIPEN | ADxDSEN | | |
| bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' | | | | | | | | | |
| u = Bit is und | changed | x = Bit is unkr | nown | -n/n = Value a | at POR and BO | R/Value at all | other Resets | | |
| '1' = Bit is se | t | '0' = Bit is clea | ared | | | | | | |
| | | | | | | | | | |
| bit 7 | ADxEPPOL: | External Prech | arge Polarity b | oit ⁽¹⁾ | | | | | |
| | 1 = Selected | channel is con | nected to VDD | o during prech | narge time | | | | |
| | 0 = Selected | channel is con | nected to Vss | during precha | rge time | | | | |
| bit 6 | ADxIPPOL: | nternal Precha | rge Polarity bit | (1) | | | | | |
| | 1 = CHOLD is | shorted to VRE | EFH during pred | charge time | | | | | |
| hit 5 0 | | | o' | large une | | | | | |
| DIL J-2 | | DC Invert Deler | U itu Enchlo hit | | | | | | |
| DICI | | -1 | ity Enable bit | | | | | | |
| | 1 = The output | <u>-</u> ⊥. it value of the A | DxEPPOL. AD | xIPPOL. and (| GRDxPOL bits u | ised by the AD | C are inverted | | |
| | for the se | econd conversi | on | | | | 0 4. 0 0 | | |
| | 0 = The seco | nd ADC conve | rsion proceeds | like the first | | | | | |
| | If ADxDSEN | <u>= 0</u> : | | | | | | | |
| hit 0 | | DC Double Se | mpla Enabla b | .;+ | | | | | |
| DILU | 1 - The ADC | immediately s | tarts a new co | nversion after (| completing a co | nversion | | | |
| | GO/DON | Ex bit is not au | itomatically cle | ear at end of co | onversion. | | | | |
| | 0 = ADC ope | erates in the tra | ditional, single | conversion m | ode | | | | |
| Note 1: W | /hen the ADyDS | $FN = 1$ and ΔI |)xIPFN = 1 · th | e nolarity of th | is output is inve | rted for the se | cond | | |
| CC | when the ADXDSEN = 1 and ADXIPEN = 1; the polarity of this output is inverted for the second conversion time. The stored bit value does not change. | | | | | | | | |

REGISTER 16-7: AADxCON3: HARDWARE CVD CONTROL REGISTER 3

20.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an $\overline{\text{ACK}}$ is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an \overline{ACK} will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSPCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

20.5 I²C SLAVE MODE OPERATION

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of the SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSP1IF additionally getting set upon detection of a Start, Restart, or Stop condition.

20.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 20-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 20-5) affects the address matching process. See **Section 20.5.9** "**SSP Mask Register**" for more information.

20.5.1.1 I²C Slave 7-Bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

20.5.1.2 I²C Slave 10-Bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPADD. Even if there is not an address match; SSP1IF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/\overline{W} bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

20.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 20.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. In this case, when the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSP1IF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSP1IF bit is set on the falling edge of the ninth clock pulse.

20.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCLIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

20.5.3.2 7-Bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 20-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the Slave setting SSP1IF bit.
- 4. Slave hardware generates an ACK and sets SSP1IF.
- 5. SSP1IF bit is cleared by user.
- 6. Software reads the received address from SSPBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the \overline{ACK} .
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSP1IF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSP1IF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSP1IF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

PIC16LF1554/1559



FIGURE 20-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION

21.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

21.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

21.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

21.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

21.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

21.5.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

22.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 22-4.

EQUATION 22-4: PWM RESOLUTION

Resolution = $\frac{\log[4(PR2 + 1)]}{\log(2)}$ bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 22-1:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

| PWM Frequency | 1.95 kHz | 7.81 kHz | 31.25 kHz | 125 kHz | 250 kHz | 333.3 kHz |
|---------------------------|----------|----------|-----------|---------|---------|-----------|
| Timer Prescale (1, 4, 16) | 16 | 4 | 1 | 1 | 1 | 1 |
| PRx Value | 0xFF | 0xFF | 0xFF | 0x3F | 0x1F | 0x17 |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.6 |

TABLE 22-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

| PWM Frequency | 0.31 kHz | 4.88 kHz | 19.53 kHz | 78.12 kHz | 156.3 kHz | 208.3 kHz |
|---------------------------|----------|----------|-----------|-----------|-----------|-----------|
| Timer Prescale | 64 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0xFF | 0xFF | 0xFF | 0x3F | 0x1F | 0x17 |
| Maximum Resolution (bits) | 10 | 10 | 10 | 8 | 7 | 6.6 |

TABLE 22-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

| PWM Frequency | 0.31 kHz | 4.90 kHz | 19.61 kHz | 76.92 kHz | 153.85 kHz | 200.0 kHz |
|---------------------------|----------|----------|-----------|-----------|------------|-----------|
| Timer Prescale | 64 | 4 | 1 | 1 | 1 | 1 |
| PR2 Value | 0x65 | 0x65 | 0x65 | 0x19 | 0x0C | 0x09 |
| Maximum Resolution (bits) | 8 | 8 | 8 | 6 | 5 | 5 |

22.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

22.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to **Section 5.0** "**Oscillator Module**" for additional details.

22.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

| RRF | Rotate Right f through Carry | | | | | | | | |
|------------------|--|--|--|--|--|--|--|--|--|
| Syntax: | [label] RRF f,d | | | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | | | | | |
| Operation: | See description below | | | | | | | | |
| Status Affected: | С | | | | | | | | |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. | | | | | | | | |
| | C Register f | | | | | | | | |

| SUBLW | Subtract W from literal | | | | | | | |
|------------------|--|------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] SUBLW k | | | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | | | |
| Operation: I | $k - (W) \to (W)$ |) | | | | | | |
| Status Affected: | C, DC, Z | | | | | | | |
| Description: | The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register. | | | | | | | |
| | C = 0 | W > k | | | | | | |
| | C = 1 | $W \leq k$ | | | | | | |

DC = 0

DC = 1

| SLEEP | Enter Sleep mode |
|------------------|--|
| Syntax: | [label] SLEEP |
| Operands: | None |
| Operation: | $\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$ |
| Status Affected: | TO, PD |
| Description: | The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped. |

| SUBWF | Subtract W from f | | | | | | | |
|------------------|--|--------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] Sl | JBWF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | | | | |
| Operation: | (f) - (W) → (d) | lestination) | | | | | | |
| Status Affected: | C, DC, Z | | | | | | | |
| Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f. | | | | | | | |
| | C = 0 | W > f | | | | | | |
| | - | | | | | | | |

| C = 0 | W > f |
|--------------|---------------------------|
| C = 1 | $W \leq f$ |
| DC = 0 | W<3:0> > f<3:0> |
| DC = 1 | $W < 3:0 > \le f < 3:0 >$ |

W<3:0> > k<3:0>

 $W<3:0> \le k<3:0>$

| SUBWFB | Subtract W from f with Borrow |
|------------------|---|
| Syntax: | SUBWFB f {,d} |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ |
| Operation: | $(f) - (W) - (\overline{B}) \rightarrow dest$ |
| Status Affected: | C, DC, Z |
| Description: | Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'. |

© 2014-2016 Microchip Technology Inc.

TABLE 25-2:SUPPLY CURRENT (IDD)

| PIC16LF | 1554/1559 | $\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$ | | | | | |
|---------|----------------------|--|-------|------|-------|-----|---|
| Param. | Device | Min | Typ + | Max | Unite | | Conditions |
| No. | Characteristics | IVIII. | тур.т | wax. | Units | Vdd | Note |
| | Supply Current (IDD) | (1, 2) | | | | | |
| D010 | | _ | 2.5 | 18 | μA | 1.8 | Fosc = 31 kHz |
| | | _ | 4 | 20 | μA | 3.0 | LFINTOSC mode |
| D011 | | _ | 0.35 | 0.70 | mA | 1.8 | Fosc = 8 MHz |
| | | — | 0.55 | 1.10 | mA | 3.0 | HFINTOSC mode |
| D012 | | _ | 0.5 | 1.2 | mA | 1.8 | Fosc = 16 MHz |
| | | _ | 0.8 | 1.75 | mA | 3.0 | HFINTOSC mode |
| D013 | | _ | 1.5 | 3.5 | mA | 3.0 | Fosc = 32 MHz HFINTOSC mode with PLL |
| D014 | | — | 3 | 17 | μA | 1.8 | Fosc = 32 kHz |
| | | — | 5 | 20 | μA | 3.0 | ECL mode |
| D015 | | — | 12 | 40 | μA | 1.8 | Fosc = 500 kHz |
| | | _ | 18 | 60 | μA | 3.0 | ECL mode |
| D016 | | — | 25 | 65 | μA | 1.8 | Fosc = 1 MHz |
| | | — | 40 | 100 | μA | 3.0 | ECM mode |
| D017 | | _ | 80 | 250 | μA | 1.8 | Fosc = 4 MHz |
| | | _ | 135 | 430 | μA | 3.0 | ECM mode |
| D018 | | _ | 0.7 | 1.5 | mA | 3.0 | Fosc = 20 MHz ECH mode |

† Data in "Typ." column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

TABLE 25-6: THERMAL CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

| Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ | | | | | | | | |
|---|-----------|--------------------------------|-------|-------|--|--|--|--|
| Param. No. | Sym. | Characteristic | Тур. | Units | Conditions | | | |
| TH01 | θJA | Thermal Resistance Junction to | 70.0 | °C/W | 14-pin PDIP package | | | |
| | | Ambient | 95.3 | °C/W | 14-pin SOIC package | | | |
| | | | 100.0 | °C/W | 14-pin TSSOP package | | | |
| | | | 45.7 | °C/W | 16-pin QFN (4x4x0.9 mm) package | | | |
| | | | 62.2 | °C/W | 20-pin PDIP package | | | |
| | | | 87.3 | °C/W | 20-pin SSOP package | | | |
| | | | 43.0 | °C/W | 20-pin QFN package | | | |
| TH02 θJC | | Thermal Resistance Junction to | 32.8 | °C/W | 14-pin PDIP package | | | |
| | | Case | 31.0 | °C/W | 14-pin SOIC package | | | |
| | | | 24.4 | °C/W | 14-pin TSSOP package | | | |
| | | | 6.3 | °C/W | 16-pin QFN (4x4x0.9 mm) package | | | |
| | | | 27.5 | °C/W | 20-pin PDIP package | | | |
| | | | 31.1 | °C/W | 20-pin SSOP package | | | |
| | | | 5.3 | °C/W | 20-pin QFN package | | | |
| TH03 | TJMAX | Maximum Junction Temperature | 150 | °C | | | | |
| TH04 | PD | Power Dissipation | — | W | PD = PINTERNAL + PI/O | | | |
| TH05 | PINTERNAL | Internal Power Dissipation | — | W | PINTERNAL = IDD x VDD ⁽¹⁾ | | | |
| TH06 | Pi/o | I/O Power Dissipation | — | W | $PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$ | | | |
| TH07 | PDER | Derated Power | _ | W | Pder = PDmax (Tj - Ta)/θja ⁽²⁾ | | | |

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature.

| IADLE | . 25-11. 11 | | | TERNAL CLU | | | 13 | | |
|---------------|----------------|----------------------------|--|-----------------|---|-------|--------|-------|------------------------|
| Standar | rd Operating (| Conditions (unl | ess otherwis | e stated) | | | | | |
| Param. No. | Sym. | | Characterist | Characteristic | | Тур.† | Max. | Units | Conditions |
| 40* | T⊤0H | T0CKI High P | ulse Width | No Prescaler | 0.5 Tcy + 20 | - | — | ns | |
| | | | | With Prescaler | 10 | _ | — | ns | |
| 41* | TT0L | T0CKI Low Pu | Ise Width | No Prescaler | 0.5 TCY + 20 | _ | — | ns | |
| | | | | With Prescaler | 10 | _ | — | ns | |
| 42* | T⊤0P | T0CKI Period | | | Greater of: 20 or <u>Tcy + 40</u> N | - | - | ns | N = prescale value |
| 45* | T⊤1H | T1CKI High | Synchronous, No Prescaler Synchronous, with Prescaler | | 0.5 Tcy + 20 | — | — | ns | |
| | | Time | | | 15 | — | — | ns | |
| | | | Asynchrono | us | 30 | _ | — | ns | |
| 46* | T⊤1L | T1CKI Low | Synchronou | s, No Prescaler | 0.5 Tcy + 20 | - | — | ns | |
| | | Time | Synchronous, with Prescaler | | 15 | - | — | ns | |
| | | | | Asynchronous | | - | — | ns | |
| 47* | T⊤1P | T1CKI Input Period | Synchronous | | Greater of: 30 or <u>Tcy + 40</u> N | - | - | ns | N = prescale value |
| | | | Asynchrono | us | 60 | — | — | ns | |
| 48* | TCKEZTMR1 | Delay from Ex Increment | ternal Clock E | dge to Timer | 2 Tosc | — | 7 Tosc | _ | Timers in Sync mode |

TABLE 25-11: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 25-12: PIC16LF1554/1559 ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3)

| Standard Operating Conditions (unless otherwise stated) Operating temperature Tested at 25°C | | | | | | | | |
|--|------|---|------------|-------|------|--------|---|--|
| Param. No. | Sym. | Characteristic | Min. | Тур.† | Max. | Units | Conditions | |
| AD01 | NR | Resolution | — | _ | 10 | bit | | |
| AD02 | EIL | Integral Error | _ | ±0.4 | ±1 | LSb | -40°C to +85°C, VREF ≥ 2.0V | |
| AD03 | Edl | Differential Error | _ | ±0.3 | ±1 | LSb | -40°C to +85°C, VREF ≥ 2.0V | |
| AD04 | EOFF | Offset Error | _ | 1.2 | ±3 | LSb | -40°C to +85°C, VREF ≥ 2.0V | |
| AD05 | Egn | Gain Error | _ | 1.0 | ±3 | LSb | -40°C to +85°C, VREF ≥ 2.0V | |
| AD06 | VREF | Reference Voltage Range (VREFH – VREFL) | 1.8 2.0 | _ | _ | V V | Absolute Minimum (Note 4) Minimum for 1LSb Accuracy | |
| AD07 | VAIN | Full-Scale Range | Vss | | VREF | V | | |
| AD08 | ZAIN | Recommended Impedance of Analog Voltage Source | | | 3 | kΩ | Can go higher if external 0.01µF capacitor is present on input pin. | |

* These parameters are characterized but not tested.

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

4: ADC VREF is selected by ADPREF<1:0> bits.

28.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | INCHES | | | |
|----------------------------|------------------|----------|------|------|--|
| Dimensio | Dimension Limits | | NOM | MAX | |
| Number of Pins | Ν | 14 | | | |
| Pitch | е | .100 BSC | | | |
| Top to Seating Plane | Α | - | - | .210 | |
| Molded Package Thickness | A2 | .115 | .130 | .195 | |
| Base to Seating Plane | A1 | .015 | - | - | |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 | |
| Molded Package Width | E1 | .240 | .250 | .280 | |
| Overall Length | D | .735 | .750 | .775 | |
| Tip to Seating Plane | L | .115 | .130 | .150 | |
| Lead Thickness | С | .008 | .010 | .015 | |
| Upper Lead Width | b1 | .045 | .060 | .070 | |
| Lower Lead Width | b | .014 | .018 | .022 | |
| Overall Row Spacing § | eB | _ | _ | .430 | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | | |
|-----------------------|------------------|----------|-------------|------|--|--|
| Dimension | Dimension Limits | | NOM | MAX | | |
| Contact Pitch | E | 1.27 BSC | | | | |
| Contact Pad Spacing | С | | 5.40 | | | |
| Contact Pad Width | Х | | | 0.60 | | |
| Contact Pad Length | Y | | | 1.50 | | |
| Distance Between Pads | Gx | 0.67 | | | | |
| Distance Between Pads | G | 3.90 | | | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A