

Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in


Details	
Product Status	Obsolete
Core Processor	PowerPC 603e
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	200MHz
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 110°C (TC)
Security Features	-
Package / Case	255-BCBGA Exposed Pad
Supplier Device Package	255-CBGA (21x21)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/tspc603rvgu8lc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3. Block Diagram

Figure 3-1. Block Diagram



### 4. Overview

The 603R is a low-power implementation of the PowerPC microprocessor family of Reduced Instruction Set Computing (RISC) microprocessors. The 603R implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types of 8, 16 and 32 bits, and floating-point data types of 32 and 64 bits. For 64-bit PowerPC microprocessors, the PowerPC architecture provides 64-bit integer data types, 64-bit addressing, and other features required to complete the 64-bit architecture.

The 603R provides four software controllable power-saving modes. Three of the modes (nap, doze, and sleep) are static in nature, and progressively reduce the amount of power dissipated by the processor. The fourth is a dynamic power management mode that causes the functional units in the 603R to automatically enter a low-power mode when the functional units are idle without affecting operational performance, software execution, or any external hardware.

The 603R is a superscalar processor capable of issuing and retiring as many as three instructions per clock. Instructions can be executed in any order for increased performance, but, the 603R makes completion appear sequential.

The 603e integrates five execution units:

- an Integer Unit (IU)
- a Floating-point Unit (FPU)
- a Branch Processing Unit (BPU)





## 7.1 Design and Construction

#### 7.1.1 Terminal Connections

Depending on the package, the terminal connections are as shown in Table 10-2 on page 15, Table 10-4 on page 18, "Recommended Operating Conditions" on page 6, Figure 15-2 on page 49, Figure 15-4 on page 52 and Figure 5-1 on page 5.

#### 7.1.2 Lead Material and Finish

Lead material and finish shall be as specified in MIL-STD-1835. (See "Package Mechanical Data" on page 47.)

# 7.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only and functional operation at the maximum is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

### 7.2.1 Absolute Maximum Ratings for the 603R<sup>(1)(2)(3)</sup>

Parameter	Symbol	Min	Max	Unit
Core supply voltage	$V_{DD}$	-0.3	2.75	V
PLL supply voltage	$AV_DD$	-0.3	2.75	V
I/O supply voltage	OV <sub>DD</sub>	-0.3	3.6	V
Input voltage	V <sub>IN</sub>	-0.3	5.5	V
Storage temperature range	T <sub>STG</sub>	-55	+150	°C

Notes: 1. **Caution**: The input voltage must not be greater than OV<sub>DD</sub> by more than 2.5V at any time, including during power-on reset.

- Caution: The OV<sub>DD</sub> voltage must not be greater than V<sub>DD</sub>/AV<sub>DD</sub> by more than 1.2V at any time, including during power-on reset.
- 3. **Caution**: The  $V_{DD}/AV_{DD}$  voltage must not be greater than  $OV_{DD}$  by more than 0.4V at any time, including during power-on reset.

Functional operating conditions are given in AC and DC electrical specifications. Stresses beyond the absolute maximums listed may affect device reliability or cause permanent damage to the device.

#### 7.2.2 Recommended Operating Conditions

The following are the recommended and tested operating conditions. Proper device operation outside of these ranges is not guaranteed.

#### 7.2.3 Recommended Operating Conditions

Parameter		Min	Max	Unit
Core supply voltage	V <sub>DD</sub>	2.375	2.625	V
PLL supply voltage	$AV_DD$	2.375	2.625	V
I/O supply voltage	$OV_{DD}$	3.135	3.465	V
Input voltage	V <sub>IN</sub>	GND	5.5	V
Operating temperature	T <sub>c</sub>	-55	+125	°C
Junction operating temperature specific to Cerquad	T <sub>j</sub>	_	+135	°C



#### Sleep Mode

Sleep mode consumes the least amount of power of the four modes since all functional units are disabled. To conserve the maximum amount of power, the PLL may be disabled and the SYSCLK may be removed. Due to the fully static design of the 603R, the internal processor state is preserved when no internal clock is present. Because the time base and decrementer are disabled while the 603R is in sleep mode, the 603R's time base contents will have to be updated from an external time base following sleep mode if accurate time-of-day maintenance is required. Before the 603R enters the sleep mode, the 603R will assert the  $\overline{\text{QREQ}}$  signal to indicate that it is ready to disable bus snooping. When the system has ensured that snooping is no longer necessary, it will assert  $\overline{\text{QACK}}$  and the 603R will enter the sleep mode.

#### In this mode:

- All functional units are disabled (including bus snooping and time base)
- · All non-essential input receivers are disabled
  - Internal clock regenerators are disabled
  - The PLL is still running (see below)
- Sleep mode sequence
  - Set sleep bit (HID0[10] = 1)
  - 603R asserts quiesce request (QREQ)
  - System asserts quiesce acknowledge (QACK)
  - 603R enters sleep mode after several processor clocks
- There are several methods for returning to full-power mode
  - Assert INT, SMI, or MCP interrupts
  - Assert hard reset or soft reset
- The PLL may be disabled and SYSCLK may be removed while in sleep mode
- Return to full-power mode after PLL and SYSCLK disabled in sleep mode
  - Enable SYSCLK
  - Reconfigure PLL into the desired processor clock mode
  - System logic waits for PLL startup and relock time (100 µs)
  - System logic asserts one of the sleep recovery signals (for example, INT or SMI)

#### 9.4 Power Management Software Considerations

Since the 603R is a dual issue processor with out-of-order execution capabilities, care must be taken with the way the power management mode is entered. Furthermore, nap and sleep modes require all outstanding bus operations to be completed before the power management mode is entered. Normally, during the system configuration time, one of the power management modes would be selected by setting the appropriate HID0 mode bit. Later on, the power management mode is invoked by setting the MSR[POW] bit. To provide a clean transition into and out of the power management mode, the **stmsr**[POW] should be preceded by a **sync** instruction and followed by an **isync** instruction.

# 9.5 Power Dissipation

**Table 9-2.** Power Dissipation<sup>(1)(2)(3)(4)</sup> with  $V_{DD}/AV_{DD} = 2.5 \pm 5\%V$ ,  $OV_{DD} = 3.3 \pm 5\%V$ , GND = 0V,  $0^{\circ}C \le T_{C} \le 125^{\circ}C$ 

	Cerquad 24	10 Package	СВС	CBGA 255, HITCE CBGA 255 and CI-CGA 255					
CPU Clock Frequency	166 MHz	200 MHz	166 MHz	200 MHz	233 MHz	266 MHz	300 MHz	Units	
Full-on Mode (DPM Enabled)									
Typical	2.1	2.5	2.1	2.5	3	3.5	4	W	
Max	3.2	4	3.2	4	4.6	5.3	6	W	
Doze Mode									
Typical	1.5	1.7	1.5	1.7	1.8	2	2.1	W	
Nap Mode	•		•			•	•	•	
Typical	100	120	100	120	140	160	180	mW	
Sleep Mode									
Typical	96	110	96	110	123	135	150	mW	
Sleep Mode-PLL Disabled									
Typical	60	60	60	60	60	60	60	mW	
Sleep Mode-PLL and SYSCLK	Disabled								
Typical	25	25	25	25	25	25	25	mW	
Maximum	60	60	60	60	60	80	100	mW	

Notes: 1. These values apply for all valid PLL\_CFG[0-3] settings and do not include output driver power (OV<sub>DD</sub>) or analog supply power (AV<sub>DD</sub>). OV<sub>DD</sub> power is system dependent but is typically  $\leq$  10% of V<sub>DD</sub>. Worst case AV<sub>DD</sub> = 15 mW.

- 3. Maximum power is measured at  $V_{DD} = 2.625V$  using a worst-case instruction mix.
- 4. To calculate the power consumption at low temperature (-55°C), use a factor of 1.25.

### 9.6 Marking

Each microcircuit is legible and permanently marked with at least the following information:

- Atmel logo
- · Manufacturer's part number
- Class B identification if applicable
- · Date code of inspection lot
- · ESD identifier if available
- · Country of manufacture

# 10. Pin Assignments

#### 10.1 CBGA 255 and Cl-CGA 255 Packages

Figure 10-1 (pin matrix) shows the pinout as viewed from the top of the CBGA and CI-CGA packages. The direction of the top surface view is shown by the side profile of the packages.



<sup>2.</sup> Typical power is an average value measured at  $V_{DD} = AV_{DD} = 2.5V$ ,  $OV_{DD} = 3.3V$ , in a system executing typical applications and benchmark sequences.




Table 10-2. Signal Pinout Listing (Continued)

Signal Name	CBGA, HiTCE CBGA and CI-CGA Pin Number	Active	I/O
GBL	F01	Low	I/O
HRESET	A07	Low	Input
ĪNT	B15	Low	Input
L1_TSTCLK <sup>(1)</sup>	D11	-	Input
L2_TSTCLK <sup>(1)</sup>	D12	-	Input
LSSD_MODE(1)	B10	Low	Input
MCP	C13	Low	Input
PLL_CFG[0-3]	A08, B09, A09, D09	High	Input
QACK	D03	Low	Input
QREQ	J03	Low	Output
RSRV	D01	Low	Output
SMI	A16	Low	Input
SRESET	B14	Low	Input
SYSCLK	C09	-	Input
TA	H14	Low	Input
TBEN	C02	High	Input
TBST	A14	Low	I/O
TC[0-1]	A02, A03	High	Output
TCK	C11	-	Input
TDI	A11	High	Input
TDO	A12	High	Output
TEA	H13	Low	Input
TLBISYNC	C04	Low	Input
TMS	B11	High	Input
TRST	C10	Low	Input
TS	J13	Low	I/O
TSIZ[0-2]	A13, D10, B12	High	I/O
TT[0-4]	B13, A15, B16, C14, C15	High	I/O
WT	D02	Low	Output
NC	B07, B08, C03, C06, C08, D05, D06, F03, H04, J16	Low	Input
VOLTDETGND <sup>(2)</sup>	F03	Low	Output

Notes: 1. These are test signals for factory use only and must be pulled up to OV<sub>DD</sub> for normal machine operation.
 2. NC (not connected) in the 603e BGA package; internally tied to GND in the 603R BGA package to indicate to the power supply that a low-voltage processor is present.

# 10.2 CERQUAD 240 Package

Figure 10-2. CERQUAD 240: Top View





# 10.2.1 Pinout Listing

Table 10-3. Power and Ground Pins

	CERQUAD Pin Number							
	vcc	GND						
PLL (AV <sub>DD</sub> )	209							
Internal Logic	4, 14, 24, 34, 44, 59, 122, 137, 147, 157, 167, 177, 207	9, 19,29, 39, 49, 65, 116, 132, 142, 152, 162, 172, 182, 206, 239						
Output Drivers	10, 20, 35, 45, 54, 61, 70, 79, 88, 96, 104, 112, 121, 128, 138, 148, 163, 173, 183, 194, 222, 229, 240	8, 18, 33, 43, 53, 60, 69, 77, 86, 95, 103, 111, 120, 127, 136, 146, 161, 171, 181, 193, 220, 228, 238						

Table 10-4. Signal Pinout Listing

Signal Name	CERQUAD Pin Number
A[0-31]	179, 2, 178, 3, 176, 5, 175, 6, 174, 7, 170, 11, 169, 12, 168, 13, 166, 15, 165, 16, 164, 17, 160, 21, 159, 22, 158, 23, 151, 30, 144, 37
AACK	28
ABB	36
AP[0-3]	231,230,227,226
APE	218
ARTRY	32
BG	27
BR	219
CI	237
CKSTP_IN	215
CKSTP_OUT	216
CLK_OUT	221
CSE[0-1]	225,150
DBB	145
DBG	26
DBDIS	153
DBWO	25
DH[0-31]	115, 114, 113, 110, 109, 108, 99, 98, 97, 94, 93, 92, 91, 90, 89, 87, 85, 84, 83, 82, 81, 80, 78, 76, 75, 74, 73, 72, 71, 68, 67, 66
DL[0-31]	143, 141, 140, 139, 135, 134, 133, 131, 130, 129, 126, 125, 124, 123, 119, 118, 117, 107, 106, 105, 102, 101, 100, 51, 52, 55, 56, 57, 58, 62, 63, 64
DP[0-7]	38, 40, 41, 42, 46, 47, 48, 50
DPE	217
DRTRY	156
GBL	1
HRESET	214

Table 10-4. Signal Pinout Listing (Continued)

Signal Name	CERQUAD Pin Number
ĪNT	188
L1_TSTCLK <sup>(1)</sup>	204
L2_TSTCLK <sup>(1)</sup>	203
LSSD_MODE <sup>(1)</sup>	205
MCP	186
PLL_CFG[0-3]	213, 211, 210, 208
QACK	235
QREQ	31
RSRV	232
SMI	187
SRESET	189
SYSCLK	212
TA	155
TBEN	234
TBST	192
TC[0-1]	224, 223
TCK	201
TDI	199
TDO	198
TEA	154
TLBISYNC	233
TMS	200
TRST	202
TS	149
TSIZ[0-2]	197, 196, 195
TT[0-4]	191, 190, 185, 184, 180
WT	236
NC	

Notes: 1. These are test signals for factory use only and must be pulled up to V<sub>DD</sub> for normal machine operation.
 OV<sub>DD</sub> inputs supply power to the I/O drivers and V<sub>DD</sub> inputs supply power to the processor core. Future members of the 603 family may use different OV<sub>DD</sub> and V<sub>DD</sub> input levels.





Table 10-6. Signal Index for Cerquad, CBGA 255, HiTCE CBGA 255 and CI-CGA 255 Packages (Continued)

Signal Name	Abbreviation	Signal Function	Signal Type
Transfer Start	TS	If output, begun a memory bus transaction and the address bus and transfer attribute signals are valid  If input, another master has begun a bus transaction and the address bus and transfer attribute signals are valid for snooping (see GBL)	I/O
Transfer Type	TT[0-4]	Type of transfer in progress	I/O
Write-through	WT	A single-beat transaction is write-through	Output

### 11. Electrical Characteristics

# 11.1 General Requirements

All static and dynamic electrical characteristics specified for inspection purposes and the relevant measurement conditions are given below:

- Table 11-1: Static electrical characteristics for the electrical variants
- Table 11-2: Dynamic electrical characteristics for the 603R

The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL\_CFG0 to PLL\_CFG3 signals. All timings are respectively specified to the rising edge of SYSCLK.

These specifications are for 166 MHz to 300 MHz processor core frequencies for CBGA 255, HiTCE CBGA 255 and CI-CGA 255 packages and 166 MHz to 200 MHz processor core frequencies for the Cerquad 240 package.

#### 11.2 Static Characteristics

**Table 11-1.** Electrical Characteristics with  $V_{DD} = AV_{DD} = 2.5V \pm 5\%$ ;  $OV_{DD} = 3.3 \pm 5\%V$ , GND = 0V,  $-55^{\circ}C \le T_{C} \le 125^{\circ}C$ 

	0 0.0 =0 70 1	0:0 20 70 1; 0:12 0 1; 00 0 = 10 = 120 0					
Characteristics			Min	Max	Unit		
Input High Voltage (all inputs except SYSCLK)		V <sub>IH</sub>	2	5.5	V		
Input Low Voltage (all inputs except SYSCLK)		$V_{IL}$	GND	0.8	V		
SYSCLK Input High Voltage		CVIH	2.4	5.5	V		
SYSCLK Input Low Voltage	CV <sub>IL</sub>	GND	0.4	V			
least Lealing Owners	$V_{IN} = 3.465V^{(1)(3)}$	I <sub>IN</sub>	-	30	μΑ		
Input Leakage Current	$V_{IN} = 5.5V^{(1)(3)}$	I <sub>IN</sub>	-	300	μΑ		
Hi-Z (off-state)	$V_{IN} = 3.465V^{(1)(3)}$	I <sub>TSI</sub>	-	30	μΑ		
Leakage Current	$V_{IN} = 5.5V^{(1)(3)}$	I <sub>TSI</sub>	-	300	μΑ		
Output High Voltage	I <sub>OH</sub> = -7 mA	V <sub>OH</sub>	2.4	-	V		
Output Low Voltage	Output Low Voltage I <sub>OL</sub> = +7 mA		-	0.4	V		
Capacitance, $V_{IN} = 0V$ , $f = 1 \text{ MHz}^{(2)}$ (excludes $\overline{TS}$ , $\overline{ABB}$ , $\overline{DBB}$ , and $\overline{ARTRY}$ )			-	10	pF		
Capacitance, $V_{IN} = 0V$ , $f = 1 \text{ MHz}^{(2)}$ (for $\overline{TS}$ , $\overline{ABB}$ ,	DBB, and ARTRY)	C <sub>IN</sub>	-	15	pF		

Notes: 1. Excludes test signals (LSSD\_MODE, L1\_TSTCLK, L2\_TSTCLK, and JTAG signals).

2. Capacitance is periodically sampled rather than 100% tested.

3. Leakage currents are measured for nominal  $OV_{DD}$  and  $V_{DD}$  or both  $OV_{DD}$  and  $V_{DD}$ . Same variation (for example, both  $V_{DD}$  and  $OV_{DD}$  vary by either +5% or -5%)

# 11.3 Dynamic Characteristics

#### 11.3.1 Clock AC Specifications

Table 11-2 provides the clock AC timing specifications as defined in Figure 11-1.


**Table 11-2.** Clock AC Timing Specifications<sup>(1)(2)(3)(4)</sup> with  $V_{DD} = AV_{DD} = 2.5V \pm 5\%$ ;  $OV_{DD} = 3.3 \pm 5\%V$ , GND = 0V,  $-55^{\circ}C \le T_{C} \le 125^{\circ}C$ 

		CBGA 255, HITCE CBGA 255, CI-CGA 255 and CERQUAD			CBGA 255, HiTCE CBGA 255 and CI-CGA 255								
Figure		166	MHz	200	MHz	233	MHz	266	MHz	300	MHz		
Number	Characteristics	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
	Processor Frequency	150	166	150	200	180	233	180	266	180	300	MHz	(5)
	VCO Frequency	300	332	300	400	360	466	360	532	360	600	MHz	(5)
	SYSCLK (bus) Frequency	25	66.7	33.3	66.7	33.3	75	33.3	75	33.3	75	MHz	(5)
1	SYSCLK Cycle Time	15	30	13.3	30	13.3	30	13.3	30	13.3	30	ns	
2,3	SYSCLK Rise and Fall Time	_	2	_	2	_	2	_	2	_	2	ns	(1)
4	SYSCLK Duty Cycle (1.4V measured)	40	60	40	60	40	60	40	60	40	60	%	(3)
	SYSCLK Jitter	_	±150	_	±150	_	±150	_	±150	_	±150	ps	(2)
	603R Internal PLL Relock Time	_	100	_	100	_	100	_	100	_	100	μs	(3)(4)

Notes: 1. Rise and fall times for the SYSCLK input are measured from 0.4V to 2.4V.

- 2. Cycle-to-cycle jitter is guaranteed by design.
- 3. Timing is guaranteed by design and characterization and is not tested.
- 4. The PLL relock time is the maximum amount of time required for PLL lock after a stable V<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub> and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL relock time (100 μs) during the power-on reset sequence.
- 5. **Caution**: The SYSCLK frequency and PLL\_CFG[0-3] settings must be chosen so that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0-3] signal description for valid PLL\_CFG[0-3] settings.


Figure 11-1. SYSCLK Input Timing Diagram



VM = Midpoint Voltage (1.4V)



Figure 11-3. Mode Select Input Timing Diagram



### 11.3.3 Output AC Specifications

Table 11-4 provides the output AC timing specifications for the 603R (shown in Figure 11-4).

**Table 11-4.** Output AC Timing Specifications<sup>(1)(2)</sup> with  $V_{DD} = AV_{DD} = 2.5V \pm 5\%$ ;  $OV_{DD} = 3.3 \pm 5\%V$ , GND = 0V,  $C_L = 50$  pF,  $55^{\circ}C \le T_C \le 125^{\circ}C$ 

		CBGA 255, HiTCE CBGA 255, CI-CGA 255 and Cerquad 240 Packages			CBGA 255, HITCE CBGA 255 and CI-CGA 255				
		166, 20	00 MHz	233, 266 MHz		300 M	lHz		
Number	Characteristics	Min	Max	Min	Max	Min	Max	Unit	Note
12	SYSCLK to output driven (output enable time)	1	_	1	-	1	-	ns	
13a	SYSCLK to output valid (5.5V to 0.8V – TS, ABB, ARTRY, DBB)	_	9	_	9	_	9	ns	(4)
13b	SYSCLK to output valid (TS, ABB, ARTRY, DBB)	_	8	_	8	_	8	ns	(6)
14a	SYSCLK to output valid (5.5V to 0.8V – all except TS, ABB, ARTRY, DBB)	_	11	_	11	_	11	ns	(4)
14b	SYSCLK to output valid (all except TS, ABB, ARTRY, DBB)	_	9	_	9	_	9	ns	(6)
15	SYSCLK to output invalid (output hold)	1	_	1	_	1	_	ns	(3)
16	SYSCLK to output high impedance (all except ARTRY, ABB, DBB)	_	8.5	_	8	_	8	ns	
17	SYSCLK to ABB, DBB, high impedance after precharge	_	1	_	1	_	1	t <sub>SYSCLK</sub>	(5)(7)
18	SYSCLK to ARTRY high impedance before precharge	_	8	_	7.5	_	7.5	ns	
19	SYSCLK to ARTRY precharge enable	0.2 × t <sub>SYSCLK</sub> + 1	_	0.2 × t <sub>SYSCLK</sub> + 1	_	0.2 x t <sub>SYSCLK</sub>	_	ns	(3)(5)
20	Maximum delay to ARTRY precharge	_	1	_	1	_	1	t <sub>SYSCLK</sub>	(5)(8)
21	SYSCLK to ARTRY high impedance after precharge	_	2	_	2	_	2	t <sub>SYSCLK</sub>	(6)(8)





Notes: 1. All output specifications are measured from the 1.4V of the rising edge of SYSCLK to the TTL level (0.8V or 2V) of the signal in question. Both input and output timings are measured at the pin. See Figure 11-4.

- 2. All maximum timing specifications assume  $C_1 = 50$  pF.
- 3. This minimum parameter assumes  $C_1 = 0$  pF.
- 4. SYSCLK to output valid (5.5V to 0.8V) includes the extra delay associated with discharging the external voltage from 5.5V to 0.8V instead of from  $V_{DD}$  to 0.8V (5V CMOS levels instead of 3.3V CMOS levels).
- 5. t<sub>sysclk</sub> is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (ns) of the parameter in question.
- 6. The output signal transitions from GND to 2V or  $V_{DD}$  to 0.8V.
- 7. The nominal precharge width for  $\overline{ABB}$  and  $\overline{DBB}$  is  $0.5 \times tsysclk$ .
- 8. The nominal precharge width for  $\overline{ARTRY}$  is 1 × tsysclk.

Figure 11-4. Output Timing Diagram






Figure 11-7. Boundary-scan Timing Diagram





Figure 11-8. Test Access Port Timing Diagram



# 12. Functional Description

# 12.1 PowerPC Registers and Programming Model

The PowerPC architecture defines register-to-register operations for most computational instructions. Source operands for these instructions are accessed from the registers or are provided as immediate values embedded in the instruction opcode. The three-register instruction format allows specification of a target register distinct from the two source operands. Load and store instructions transfer data between registers and memory.

PowerPC processors have two levels of privilege—supervisor mode of operation (typically used by the operating system) and user mode of operation (used by the application software). The programming models incorporate 32 GPRs, 32 FPRs, Special-purpose Registers (SPRs) and several miscellaneous registers. Each PowerPC microprocessor also has its own unique set of Hardware Implementation (HID) registers.

- The Time Base register (TB) is a 64-bit register that maintains the time of day and operates interval timers. The TB consists of two 32-bit fields - Time Base Upper (TBU) and Time Base Lower (TBL).
- The Processor Version Register (PVR) is a 32-bit, read-only register that identifies the version (model) and revision level of the PowerPC processor.
- Block Address Translation (BAT) arrays The PowerPC architecture defines 16 BAT registers, divided into four pairs of Data BATs (DBATs) and four pairs of instruction BATs (IBATs). See Figure 12-1 for a list of the SPR numbers for the BAT arrays.

The following supervisor-level SPRs are implementation-specific to the 603R:

- The DMISS and IMISS registers are read-only registers that are loaded automatically upon an instruction or data TLB miss.
- The HASH1 and HASH2 registers contain the physical addresses of the primary and secondary Page Table Entry Groups (PTEGs).
- The ICMP and DCMP registers contain a duplicate of the first word in the Page Table Entry (PTE) for which the table search is looking.
- The Required Physical Address (RPA) register is loaded by the processor with the second word of the correct PTE during a page table search.
- The hardware implementation (HID0 and HID1) registers provide the means for enabling the 603R's checkstops and features, and allows software to read the configuration of the PLL configuration signals.
- The Instruction Address Breakpoint Register (IABR) is loaded with an instruction address that is compared to instruction addresses in the dispatch queue. When an address match occurs, an instruction address breakpoint exception is generated.

Figure 12-1 shows all the 603R registers available at the user and supervisor level. The number to the right of the SPRs indicate the number that is used in the syntax of the instruction operands to access the register.



#### 12.3.3 Exception Model

The following subsections describe the PowerPC exception model and the 603R implementation.

#### 12.3.4 PowerPC Exception Model

The PowerPC exception mechanism allows the processor to change to supervisor state as a result of external singles, errors, or unusual conditions arising in the execution of instructions, and differ from the arithmetic exceptions defined by the IEEE for floating-point operations. When exceptions occur, information about the state of the processor is saved to certain registers and the processor begins execution at an address (exception vector) predetermined for each exception. Processing of exceptions occurs in supervisor mode.

Although multiple exception conditions can map to a single exception vector, a more specific condition may be determined by examining a register associated with the exception - for example, the DSISR and the FPSCR. Additionally, some exception conditions can be explicitly enabled or disabled by software.

The PowerPC architecture requires that exceptions be handled in program order; therefore, although a particular implementation may recognize exception conditions out of order, they are presented strictly in order. When an instruction-caused exception is recognized, any unexecuted instructions that appear earlier in the instruction stream, including any that have not yet entered the execute state, must be completed before the exception is taken. Any exceptions caused by such instructions are handled first. Likewise, exceptions that are asynchronous and precise are recognized when they occur, but are not handled until the instruction currently in the completion state successfully completes execution or generates an exception, and the completed store queue is emptied.

Unless a catastrophe event causes a system reset or machine check exception, only one exception is handled at a time. If, for example, a single instruction encounters multiple exception conditions, those conditions are encountered sequentially.

After the exception handler handles an exception, the instruction execution continues until the next exception condition is encountered. However, in many cases there is no attempt to re-execute the instruction. This method of recognizing and handling exception conditions sequentially quarantees that exceptions are recoverable.

Exception handlers should save the information stored in SRR0 and SRR1 early to prevent the program state from being lost due to a system reset and machine check exception or to an instruction-caused exception in the exception handler, and before enabling external interrupts.

The PowerPC architecture supports four types of exceptions:

• Synchronous, Precise – these are caused by instructions. All instruction-caused exceptions are handled precisely; that is, the machine state at the time the exception occurs is known and can be completely restored. This means that (excluding the trap and system call exceptions) the address of the faulting instruction is provided to the exception handler and that neither the faulting instruction nor subsequent instructions in the code stream will complete execution before the exception is taken. Once the exception is processed, execution resumes at the address of the faulting instruction (or at an alternate address provided by the exception handler). When an exception is taken due to a trap or system call instruction, execution resumes at an address provided by the handler.



# 15.2 CBGA Package Parameters

The package parameters are as provided in the following list. The package type is 21 mm, 255-lead Ceramic Ball Grid Array (CBGA).


Package outline 21 mm × 21 mm

Interconnects 255
Pitch 1.27 mm
Maximum module height 3 mm

#### 15.2.1 Mechanical Dimensions of the CBGA Package

Figure 15-2 provides the mechanical dimensions and bottom surface nomenclature of the CBGA package.

Figure 15-2. Mechanical Dimensions and Bottom Surface Nomenclature of the CBGA Package







# 15.3 CI-CGA Package Parameters

The package parameters are as provided in the following list. The package type is 21 mm, 255-lead ceramic ball grid array (CI-CGA).

Package outline 21 mm × 21 mm

Interconnects 255


Pitch 1.27 mm

Typical module height 3.84 mm

# 15.3.1 Mechanical Dimensions of the CI-CGA Package

Figure 15-3 provides the mechanical dimensions and bottom surface nomenclature of the CICGA package.

**Figure 15-3.** Mechanical Dimensions and Bottom Surface Nomenclature of the CI-CGA Package




Notes: 1. Dimensioning and tolerancing per ASME Y14.5M—1994 2. Controlling dimension: millimeter


	Millimeters			
Dim	Min	Max		
Α	21.000 BSC			
В	21.000 BSC			
С	3.84 BSC			
D	0.790	0.990		
G	1.270 BSC			
Н	1.545	1.695		
K	0.635 BSC			
N	5.000			
Р	7.000			
R	3.02 BSC			
U	0.10 BSC			
٧	0.25	0.35		




# 15.4 CERQUAD 240 Package

Figure 15-4. Mechanical Dimensions of the Wire-bond CERQUAD Package





X = L, M or N



Section AD 240 Places

#### Notes:

- 1. Dimensioning and tolerancing per ASMEY14.5M-1994
- 2. Controlling dimension: millimeter
- Datum plane H is located at bottom of lead and is coincident with the lead where the lead exists the ceramic body at the bottom of the parting line
- 4. Datum L. M and N to be determined at datum plane H
- 5. Dimension S and V to be determined at seating plane T.
- Dimension A and B define maximum ceramic body dimensions including glass protrusion and top and bottom mismatch

MILLIMETERS				
DIM	MIN	TYP	MAX	
Α	30.86	31.00	31.75	
В	30.86	31.00	31.75	
С	3.67	3.95	4.15	
D	0.185	0.220	0.270	
Е	3.10	3.50	3.90	
F	0.175	0.200	0.225	
G	0.50 BSC			
HE	2.025	2.100	2.175	
J	0.130	0.147	0.175	
K	0.45	0.50	0.55	
Р	0.25 BSC			
S	34.41	34.58	34.75	
U	17.20	17.30	17.40	
V	34.41	34.58	34.75	
W	0.45	0.70	0.95	
Υ	17.20	17.30	17.40	
Z	0.122	0.127	0.132	
AA	1.80 REF			
AB	0.95 REF			
Θ2	<b>1</b> °	4°	7°	

# **Table of Contents**

	reatures	•••••
	Features Specific to CBGA 255, CBGA HiTCE 255 and Cl-CGA 255	<b>5</b> 1
	Features Specific to Cerquad	7
1	Description	1
2	Screening/Quality/Packaging	<b>:</b>
3	Block Diagram	
4	Overview	3
5	Signal Description	4
6	Detailed Specifications	5
7	Applicable Documents	{
-	7.1 Design and Construction	
	7.2 Absolute Maximum Ratings	
8	Thermal Characteristics	7
	8.1 CBGA 255 and CI-CGA 255 Packages	
	8.2 HiTCE CBGA Package	8
	8.3 CERQUAD 240 Package	8
9	Power Consideration	9
	9.1 Dynamic Power Management	9
	9.2 Programmable Power Modes	10
	9.3 Power Management Modes	10
	9.4 Power Management Software Considerations	12
	9.5 Power Dissipation	
	9.6 Marking	13
10	Pin Assignments	13
	10.1 CBGA 255 and CI-CGA 255 Packages	
	10.2 CERQUAD 240 Package	17
11	Electrical Characteristics	22
	11.1 General Requirements	22
	11.2 Static Characteristics	
	11.3 Dynamic Characteristics	23

