

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	HC05
Core Size	8-Bit
Speed	2.1MHz
Connectivity	SCI, SPI
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	304 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc705c8acfne



Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

**For More Information On This Product,
Go to: www.freescale.com**

Central Processor Unit (CPU)

3.3 CPU Registers

Figure 3-1 shows the five CPU registers. These are hard-wired registers within the CPU and are not part of the memory map.




Figure 3-1. Programming Model

2. COP clear bit (COPC) at address \$1FF0

To clear the non-programmable COP watchdog and start a new COP timeout period, write a logic 0 to bit 0 of address \$1FF0. Reading address \$1FF0 returns the mask option register 1 (MOR1) data at that location. See [9.5.2 Mask Option Register 1](#).

NOTE: *The non-programmable watchdog COP is disabled in bootloader mode, even if the NCOPE bit is programmed.*

Figure 5-4 is a diagram of the non-programmable COP.




Figure 5-4. Non-Programmable COP Watchdog Diagram

5.3.4 Clock Monitor Reset

When the CME bit in the COP control register is set, the clock monitor detects the absence of the internal bus clock for a certain period of time. The timeout period depends on processing parameters and varies from 5 μ s to 100 μ s, which implies that systems using a bus clock rate of 200 kHz or less should not use the clock monitor function.

If a slow or absent clock is detected, the clock monitor causes a system reset. The reset is issued to the external system for four bus cycles using the bidirectional $\overline{\text{RESET}}$ pin.

Special consideration is required when using the STOP instruction with the clock monitor. Since STOP causes the system clocks to halt, the clock monitor issues a system reset when STOP is executed.

6.4.1 Programmable COP Watchdog in Wait Mode

The programmable COP watchdog is active during wait mode. Software must periodically bring the MCU out of wait mode to clear the programmable COP watchdog.

6.4.2 Non-Programmable COP Watchdog in Wait Mode

The non-programmable COP watchdog is active during wait mode. Software must periodically bring the MCU out of wait mode to clear the non-programmable COP watchdog.

6.5 Data-Retention Mode

In data-retention mode, the MCU retains random-access memory (RAM) contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.

To put the MCU in data-retention mode:

1. Drive the $\overline{\text{RESET}}$ pin to logic 0.
2. Lower V_{DD} voltage. The $\overline{\text{RESET}}$ pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

1. Return V_{DD} to normal operating voltage.
2. Return the $\overline{\text{RESET}}$ pin to logic 1.

7.3.2 Data Direction Register A

The contents of data direction register A (DDRA) shown in **Figure 7-2** determine whether each port A pin is an input or an output. Writing a logic 1 to a DDRA bit enables the output buffer for the associated port A pin; a logic 0 disables the output buffer. A reset clears all DDRA bits, configuring all port A pins as inputs.




Figure 7-2. Data Direction Register A (DDRA)

DDRA7–DDRA0 — Port A Data Direction Bits

These read/write bits control port A data direction. Reset clears bits DDRA7–DDRA0.

1 = Corresponding port A pin configured as output

0 = Corresponding port A pin configured as input

NOTE: *Avoid glitches on port A pins by writing to the port A data register before changing DDRA bits from logic 0 to logic 1.*

To program the PROM MCU, the MCU is installed in the PCB, along with an EPROM device programmed with user code; the MCU is then subjected to a series of routines. The routines necessary to program, verify, and secure the PROM MCU are:

- Program and verify PROM
- Verify PROM contents only
- Secure PROM and verify
- Secure PROM and dump through the serial communications interface (SCI)

Other board routines available to the user are:

- Load program into random-access memory (RAM) and execute
- Execute program in RAM
- Dump PROM contents (binary upload)

The user first configures the MCU for the bootstrap mode of operations by installing a fabricated jumper across pins 1 and 2 of the board's mode select header, J1. Next, the board's mode switches (S3, S4, S5, and S6) are set to determine the routine to be executed after the next reset, as shown in [Table 9-2](#).

Table 9-2. PROM Programming Routines

Routine	S3	S4	S5	S6
Program and verify PROM	Off	Off	Off	Off
Verify PROM contents only	Off	Off	On	Off
Secure PROM contents and verify	On	Off	On	Off
Secure PROM contents and dump	On	On	On	Off
Load program into RAM and execute	Off	On	Off	Off
Execute program in RAM	Off	Off	Off	On
Dump PROM contents	Off	On	On	Off

9.5 Control Registers

This subsection describes the three registers that control memory configuration, PROM security, and IRQ edge or level sensitivity; port B pullups; and non-programmable COP enable/disable.

9.5.1 Option Register

The option register shown in [Figure 9-4](#) is used to select the IRQ sensitivity, enable the PROM security, and select the memory configuration.




Figure 9-4. Option Register (Option)

RAM0 — Random-Access Memory Control Bit 0

1 = Maps 32 bytes of RAM into page zero starting at address \$0030. Addresses from \$0020 to \$002F are reserved. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.

0 = Provides 48 bytes of PROM at location \$0020–\$005F.

RAM1 — Random-Access Memory Control Bit 1

1 = Maps 96 bytes of RAM into page one starting at address \$0100. This bit can be read or written at any time, allowing memory configuration to be changed during program execution.

0 = Provides 96 bytes of PROM at location \$0100.

9.6 EPROM Erasing

The erased state of an EPROM or OTPROM byte is \$00. EPROM devices can be erased by exposure to a high intensity ultraviolet (UV) light with a wave length of 2537 Å. The recommended erasure dosage (UV intensity on a given surface area x exposure time) is 15 Ws/cm². UV lamps should be used without short-wave filters, and the EPROM device should be positioned about one inch from the UV source.

OTPROM devices are shipped in an erased state. Once programmed, they cannot be erased. Electrical erasing procedures cannot be performed on either EPROM or OTPROM devices.

Section 10. Serial Communications Interface (SCI)

10.1 Contents

10.2	Introduction	121
10.3	Features	122
10.4	SCI Data Format.	122
10.5	SCI Operation.	123
10.5.1	Transmitter	123
10.5.2	Receiver	127
10.6	SCI I/O Registers	129
10.6.1	SCI Data Register	129
10.6.2	SCI Control Register 1	130
10.6.3	SCI Control Register 2	131
10.6.4	SCI Status Register	133
10.6.5	Baud Rate Register	136

10.2 Introduction

The serial communications interface (SCI) module allows high-speed asynchronous communication with peripheral devices and other microcontroller units (MCUs).

Serial Communications Interface (SCI)




Figure 10-2. SCI Transmitter

Addr.	Register Name	Bit 7	6	5	4	3	2	1	Bit 0	
\$000D	Baud Rate Register (Baud) See page 136.	Read:			SCP1	SCP0		SCR2	SCR1	SCR0
		Write:								
		Reset:	U	U	0	0	U	U	U	U
\$000E	SCI Control Register 1 (SCCR1) See page 130.	Read:	R8	T8		M	WAKE			
		Write:								
		Reset:	U	U		U	U			
\$000F	SCI Control Register 2 (SCCR2) See page 131.	Read:	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0010	SCI Status Register (SCSR) See page 133.	Read:	TDRE	TC	RDRF	IDLE	OR	NF	FE	
		Write:								
		Reset:	1	1	0	0	0	0	0	U
\$0011	SCI Data Register (SCDR) See page 129.	Read:	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Write:								
		Reset:	Unaffected by reset							

= Unimplemented U = Unaffected

Figure 10-3. SCI Transmitter I/O Register Summary

Writing a logic 1 to the TE bit in SCI control register 2 (SCCR2) and then writing data to the SCDR begins the transmission. At the start of a transmission, transmitter control logic automatically loads the transmit shift register with a preamble of logic 1s. After the preamble shifts out, the control logic transfers the SCDR data into the shift register. A logic 0 start bit automatically goes into the least significant bit (LSB) position of the shift register, and a logic 1 stop bit goes into the most significant bit (MSB) position.

When the data in the SCDR transfers to the transmit shift register, the transmit data register empty (TDRE) flag in the SCI status register (SCSR) becomes set. The TDRE flag indicates that the SCDR can accept new data from the internal data bus.

When the shift register is not transmitting a character, the PD1/TDO pin goes to the idle condition, logic 1. If software clears the TE bit during the idle condition, and while TDRE is set, the transmitter relinquishes control of the PD1/TDO pin.

Section 11. Serial Peripheral Interface (SPI)

11.1 Contents

11.2	Introduction	139
11.3	Features	140
11.4	Operation	142
11.4.1	Pin Functions in Master Mode	143
11.4.2	Pin Functions in Slave Mode	144
11.5	Multiple-SPI Systems	145
11.6	Serial Clock Polarity and Phase	146
11.7	SPI Error Conditions	147
11.7.1	Mode Fault Error	147
11.7.2	Write Collision Error	147
11.7.3	Overrun Error	148
11.8	SPI Interrupts	148
11.9	SPI I/O Registers	148
11.9.1	SPI Data Register	149
11.9.2	SPI Control Register	149
11.9.3	SPI Status Register	151

11.2 Introduction

The serial peripheral interface (SPI) module allows full-duplex, synchronous, serial communication with peripheral devices.

MODF — Mode Fault Bit

This clearable, read-only bit is set when a logic 0 occurs on the PD5/ \overline{SS} pin while the MSTR bit is set. MODF generates an interrupt request if the SPIE bit is also set. Clear the MODF bit by reading the SPSR with MODF set and then writing to the SPCR. Reset clears MODF.


1 = PD5/ \overline{SS} pulled low while MSTR bit set

0 = PD5/ \overline{SS} not pulled low while MSTR bit set

Instruction Set
Table 12-7. Opcode Map

MSB LSB	Bit Manipulation			Branch			Read-Modify-Write					Control			Register/Memory							
	DIR	DIR	DIR	REL	REL	REL	DIR	INH	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	MSB	LSB
0	3	5	5	3	3	3	5	3	3	3	6	7	8	9	A	B	C	D	E	F	3	0
	BRSET0	BSET0	BRA	NEG	NEGA	NEGA	NEG	NEG	RTI						SUB	SUB	SUB	SUB	SUB	SUB	SUB	SUB
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1	INH1	INH1	IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
1	3	5	5	3	3	3			RTS						CMP	CMP	CMP	CMP	CMP	CMP	CMP	CMP
	BRCLR0	BCLR0	BRN												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2						INH1						IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
2	3	5	5	3	3	3									SBC	SBC	SBC	SBC	SBC	SBC	SBC	SBC
	BRSET1	BSET1	BHI												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
3	3	5	5	3	3	3	5	3	3	3	6	7	8	9	CPX	CPX	CPX	CPX	CPX	CPX	CPX	CPX
	BRCLR1	BCLR1	BLS	COM	COMA	COMA	COM	COMX	SWI						IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1	INH1	INH1	IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
4	3	5	5	3	3	3	5	3							AND	AND	AND	AND	AND	AND	AND	AND
	BRSET2	BSET2	BCC	LSR	LSRA	LSRA	LSR	LSRX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
5	3	5	5	3	3	3									BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT
	BRCLR2	BCLR2	BCS/BLO												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
6	3	5	5	3	3	3	5	3							LDA	LDA	LDA	LDA	LDA	LDA	LDA	LDA
	BRSET3	BSET3	BNE	ROR	RORA	RORA	ROR	RORX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
7	3	5	5	3	3	3	5	3							STA	STA	STA	STA	STA	STA	STA	STA
	BRCLR3	BCLR3	BEQ	ASR	ASRA	ASRA	ASR	ASRX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
8	3	5	5	3	3	3	5	3							EOR	EOR	EOR	EOR	EOR	EOR	EOR	EOR
	BRSET4	BSET4	BHCC	ASL/LSL	ASL/LSLA	ASL/LSLA	ASL/LSL	ASL/LSLX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
9	3	5	5	3	3	3	5	3							ADC	ADC	ADC	ADC	ADC	ADC	ADC	ADC
	BRCLR4	BCLR4	BHCS	ROL	ROLA	ROLA	ROL	ROLX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
A	3	5	5	3	3	3	5	3							ORA	ORA	ORA	ORA	ORA	ORA	ORA	ORA
	BRSET5	BSET5	BPL	DEC	DECA	DECA	DEC	DECX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
B	3	5	5	3	3	3									ADD	ADD	ADD	ADD	ADD	ADD	ADD	ADD
	BRCLR5	BCLR5	BMI												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2												IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
C	3	5	5	3	3	3	5	3							JMP	JMP	JMP	JMP	JMP	JMP	JMP	JMP
	BRSET6	BSET6	BMC	INC	INCA	INCA	INC	INCX							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
D	3	5	5	3	3	3	5	3							BSR	BSR	BSR	BSR	BSR	BSR	BSR	BSR
	BRCLR6	BCLR6	BMS	TST	TSTA	TSTA	TST	TSTX							REL2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			REL2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
E	3	5	5	3	3	3									LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX
	BRSET7	BSET7	BIL						STOP						IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2						INH1						IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
F	3	5	5	3	3	3	5	3							STX	STX	STX	STX	STX	STX	STX	STX
	BRCLR7	BCLR7	BIH	CLR	CLRA	CLRA	CLR	CLRCL							IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11
	DIR2	DIR2	DIR2	DIR1	DIR1	DIR1	DIR2	DIR1	INH1	INH2	IX11	IX1			IMM2	DIR3	EXT3	IX22	IX11	IX11	IX11	IX11

INH = Inherent
 IMM = Immediate
 DIR = Direct
 EXT = Extended
 REL = Relative
 IX = Indexed, No Offset
 IX1 = Indexed, 8-Bit Offset
 IX2 = Indexed, 16-Bit Offset
 MSB of Opcode in Hexadecimal
 LSB of Opcode in Hexadecimal
 MSB of Opcode in Hexadecimal
 Number of Cycles
 Opcode Mnemonic
 Number of Bytes/Addressing Mode



Notes:

1. At V_{DD} = 5.0 V, devices are specified and tested for V_{OL} ≤ 400 mV @ I_{OL} = 1.6 mA.
2. At V_{DD} = 3.3 V, devices are specified and tested for V_{OL} ≤ 300 mV @ I_{OL} = 0.4 mA.

(c) V_{OL} versus I_{OL} for All Ports Except PC7

Figure 13-2. Typical Voltage Compared to Current (Continued)







Figure 13-3. Typical Current versus Internal Frequency for Run and Wait Modes



Note: This first clock edge is generated internally, but is not seen at the SCK pin.

a) SPI Master Timing (CPHA = 0)




Note: This last clock edge is generated internally, but is not seen at the SCK pin.

b) SPI Master Timing (CPHA = 1)


Figure 13-8. SPI Master Timing

Electrical Specifications



Note: Not defined, but normally MSB of character just received

a) SPI Slave Timing (CPHA = 0)



Note: Not defined, but normally LSB of character previously transmitted

b) SPI Slave Timing (CPHA = 1)

Figure 13-9. SPI Slave Timing