



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M7                                                                                                                                           |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 480MHz                                                                                                                                                    |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, MDIO, MMC/SD/SDIO, QSPI, SAI, SPDIF, SPI, SWPMI, UART/USART, USB OTG                           |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT                                                                                         |
| Number of I/O              | 140                                                                                                                                                       |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | 1M x 8                                                                                                                                                    |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V                                                                                                                                              |
| Data Converters            | A/D 36x16b; D/A 2x12b                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 176-LQFP                                                                                                                                                  |
| Supplier Device Package    | 176-LQFP (24x24)                                                                                                                                          |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32h753iit6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32h753iit6</a> |

|           |                                                                             |     |
|-----------|-----------------------------------------------------------------------------|-----|
| Table 45. | HSI48 oscillator characteristics . . . . .                                  | 123 |
| Table 46. | HSI oscillator characteristics . . . . .                                    | 124 |
| Table 47. | CSI oscillator characteristics . . . . .                                    | 124 |
| Table 48. | LSI oscillator characteristics . . . . .                                    | 125 |
| Table 49. | PLL characteristics (wide VCO frequency range) . . . . .                    | 125 |
| Table 50. | PLL characteristics (medium VCO frequency range) . . . . .                  | 126 |
| Table 51. | Flash memory characteristics . . . . .                                      | 127 |
| Table 52. | Flash memory programming (single bank configuration nDBANK=1) . . . . .     | 128 |
| Table 53. | Flash memory endurance and data retention . . . . .                         | 128 |
| Table 54. | EMS characteristics . . . . .                                               | 129 |
| Table 55. | EMI characteristics . . . . .                                               | 130 |
| Table 56. | ESD absolute maximum ratings . . . . .                                      | 130 |
| Table 57. | Electrical sensitivities . . . . .                                          | 131 |
| Table 58. | I/O current injection susceptibility . . . . .                              | 131 |
| Table 59. | I/O static characteristics . . . . .                                        | 132 |
| Table 60. | Output voltage characteristics . . . . .                                    | 134 |
| Table 61. | Output timing characteristics (HSLV OFF) . . . . .                          | 135 |
| Table 62. | Output timing characteristics (HSLV ON) . . . . .                           | 137 |
| Table 63. | NRST pin characteristics . . . . .                                          | 138 |
| Table 64. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . .          | 141 |
| Table 65. | Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings . . . . .  | 141 |
| Table 66. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . .         | 142 |
| Table 67. | Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings . . . . . | 143 |
| Table 68. | Asynchronous multiplexed PSRAM/NOR read timings . . . . .                   | 144 |
| Table 69. | Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . .             | 144 |
| Table 70. | Asynchronous multiplexed PSRAM/NOR write timings . . . . .                  | 145 |
| Table 71. | Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . .            | 146 |
| Table 72. | Synchronous multiplexed NOR/PSRAM read timings . . . . .                    | 148 |
| Table 73. | Synchronous multiplexed PSRAM write timings . . . . .                       | 150 |
| Table 74. | Synchronous non-multiplexed NOR/PSRAM read timings . . . . .                | 151 |
| Table 75. | Synchronous non-multiplexed PSRAM write timings . . . . .                   | 152 |
| Table 76. | Switching characteristics for NAND Flash read cycles . . . . .              | 155 |
| Table 77. | Switching characteristics for NAND Flash write cycles . . . . .             | 155 |
| Table 78. | SDRAM read timings . . . . .                                                | 156 |
| Table 79. | LPSDR SDRAM read timings . . . . .                                          | 157 |
| Table 80. | SDRAM write timings . . . . .                                               | 158 |
| Table 81. | LPSDR SDRAM write timings . . . . .                                         | 158 |
| Table 82. | Quad-SPI characteristics in SDR mode . . . . .                              | 159 |
| Table 83. | Quad SPI characteristics in DDR mode . . . . .                              | 160 |
| Table 84. | Dynamics characteristics: Delay Block characteristics . . . . .             | 161 |
| Table 85. | ADC characteristics . . . . .                                               | 161 |
| Table 86. | ADC accuracy . . . . .                                                      | 163 |
| Table 87. | DAC characteristics . . . . .                                               | 167 |
| Table 88. | DAC accuracy . . . . .                                                      | 168 |
| Table 89. | VREFBUF characteristics . . . . .                                           | 170 |
| Table 90. | Temperature sensor characteristics . . . . .                                | 171 |
| Table 91. | Temperature sensor calibration values . . . . .                             | 171 |
| Table 92. | V <sub>BAT</sub> monitoring characteristics . . . . .                       | 172 |
| Table 93. | V <sub>BAT</sub> charging characteristics . . . . .                         | 172 |
| Table 94. | Voltage booster for analog switch characteristics . . . . .                 | 172 |
| Table 95. | COMP characteristics . . . . .                                              | 173 |
| Table 96. | OPAMP characteristics . . . . .                                             | 174 |

Table 2. STM32H753xI features and peripheral counts (continued)

| Peripherals            | STM32H753VI                                           | STM32H753ZI | STM32H753AI                 | STM32H753II                | STM32H753BI | STM32H753XI     |
|------------------------|-------------------------------------------------------|-------------|-----------------------------|----------------------------|-------------|-----------------|
| Operating temperatures | Ambient temperatures: –40 up to +85 °C <sup>(4)</sup> |             |                             |                            |             |                 |
|                        | Junction temperature: –40 to + 125 °C                 |             |                             |                            |             |                 |
| Package                | LQFP100<br>TFBGA100 <sup>(5)</sup>                    | LQFP144     | UFBGA<br>169 <sup>(5)</sup> | LQFP176<br>UFBGA<br>176+25 | LQFP208     | TFBGA<br>240+25 |

1. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.
2. Since the LQFP100 package does not feature the PDR\_ON pin (tied internally to V<sub>DD</sub>), the minimum V<sub>DD</sub> value for this package is 1.71 V.
3. V<sub>DD</sub>/V<sub>DDA</sub> can drop down to 1.62 V by using an external power supervisor (see [Section 3.5.2: Power supply supervisor](#)) and connecting PDR\_ON pin to V<sub>SS</sub>. Otherwise the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.
4. The product junction temperature must be kept within the –40 to +125 °C temperature range.
5. This package is under development. Please contact STMicroelectronics for details.

### 3.15 Flexible memory controller (FMC)

The FMC controller main features are the following:

- Interface with static-memory mapped devices including:
  - Static random access memory (SRAM)
  - NOR Flash memory/OneNAND Flash memory
  - PSRAM (4 memory banks)
  - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPDDR SDRAM) memories
- 8-,16-,32-bit data bus width
- Independent Chip Select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller
- The maximum FMC\_CLK/FMC\_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2.

### 3.16 Quad-SPI memory interface (QUADSPI)

All devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting Single, Dual or Quad-SPI Flash memories. It supports both single and double datarate operations.

It can operate in any of the following modes:

- Direct mode through registers
- External Flash status register polling mode
- Memory mapped mode.

Up to 256 Mbytes of external Flash memory can be mapped, and 8-, 16- and 32-bit data accesses are supported as well as code execution.

The opcode and the frame format are fully programmable.

### 3.17 Analog-to-digital converters (ADCs)

The STM32H753xl devices embed three analog-to-digital converters, which resolution can be configured to 16, 14, 12, 10 or 8 bits. The sampling rates are respectively 3.6 MSPS, 4 MSPS, 4.5 MSPS, 5 MSPS and 6 MSPS when the ADC frequency ( $f_{\text{ADC}}$ ) is 36 MHz.

Each ADC shares up to 20 external channels, performing conversions in the Single-shot or Scan mode. In Scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller, thus allowing to automatically transfer ADC converted values to a destination location without any software action.

All USART have a clock domain independent from the CPU clock, allowing the USARTx to wake up the MCU from Stop mode. The wakeup from Stop mode is programmable and can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

All USART interfaces can be served by the DMA controller.

**Table 6. USART features**

| USART modes/features <sup>(1)</sup>              | USART1/2/3/6    | UART4/5/7/8 |
|--------------------------------------------------|-----------------|-------------|
| Hardware flow control for modem                  | X               | X           |
| Continuous communication using DMA               | X               | X           |
| Multiprocessor communication                     | X               | X           |
| Synchronous mode (Master/Slave)                  | X               | -           |
| Smartcard mode                                   | X               | -           |
| Single-wire Half-duplex communication            | X               | X           |
| IrDA SIR ENDEC block                             | X               | X           |
| LIN mode                                         | X               | X           |
| Dual clock domain and wakeup from low power mode | X               | X           |
| Receiver timeout interrupt                       | X               | X           |
| Modbus communication                             | X               | X           |
| Auto baud rate detection                         | X               | X           |
| Driver Enable                                    | X               | X           |
| USART data length                                | 7, 8 and 9 bits |             |
| Tx/Rx FIFO                                       | X               | X           |
| Tx/Rx FIFO size                                  | 16              |             |

1. X = supported.

### 3.33 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART (LPUART1). The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

Table 8. STM32H753xl pin/ball definition (continued)

| Pin/ball name |          |         |          |             |         |         |                   | Pin name<br>(function<br>after<br>reset) | Pin type | I/O structure | Notes | Alternate functions                                                                                                                                                            | Additional<br>functions                   |
|---------------|----------|---------|----------|-------------|---------|---------|-------------------|------------------------------------------|----------|---------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|
| LQFP100       | TFBGA100 | LQFP144 | UFBGA169 | UFBGA176+25 | LQFP176 | LQFP208 | TFBGA240 +25      |                                          |          |               |       |                                                                                                                                                                                |                                           |
| -             | -        | -       | K3       | H4          | 45      | 48      | P3                | PH4                                      | I/O      | FT_fa         | -     | I2C2_SCL, LCD_G5,<br>OTG_HS_ULPI_NXT,<br>LCD_G4, EVENTOUT                                                                                                                      | ADC3_INN14,<br>ADC3_INP15                 |
| -             | -        | -       | L3       | J4          | 46      | 49      | P4                | PH5                                      | I/O      | FT_fa         | -     | I2C2_SDA, SPI5_NSS,<br>FMC_SDNWE,<br>EVENTOUT                                                                                                                                  | ADC3_INN15,<br>ADC3_INP16                 |
| 25            | K2       | 37      | N3       | R2          | 47      | 50      | U2                | PA3                                      | I/O      | FT_ha         | -     | TIM2_CH4, TIM5_CH4,<br>LPTIM5_OUT,<br>TIM15_CH2,<br>USART2_RX, LCD_B2,<br>OTG_HS_ULPI_D0,<br>ETH_MII_COL, LCD_B5,<br>EVENTOUT                                                  | ADC12_INP15                               |
| 26            | -        | 38      | G2       | K6          | -       | 51      | F2 <sup>(4)</sup> | VSS                                      | S        | -             | -     | -                                                                                                                                                                              | -                                         |
| -             | -        | -       | -        | L4          | 48      | -       | -                 | VSS                                      | S        | -             | -     | -                                                                                                                                                                              | -                                         |
| 27            | -        | 39      | -        | K4          | 49      | 52      | G5                | VDD                                      | S        | -             | -     | -                                                                                                                                                                              | -                                         |
| 28            | G3       | 40      | H6       | N4          | 50      | 53      | U3                | PA4                                      | I/O      | TT_a          | -     | TIM5_ETR,<br>SPI1_NSS/I2S1_WS,<br>SPI3_NSS/I2S3_WS,<br>USART2_CK, SPI6_NSS,<br>OTG_HS_SOF,<br>DCMI_HSYNC,<br>LCD_VSYNC,<br>EVENTOUT                                            | ADC12_INP18,<br>DAC1_OUT1                 |
| 29            | H3       | 41      | L4       | P4          | 51      | 54      | T3                | PA5                                      | I/O      | TT_ha         | -     | TIM2_CH1/TIM2_ETR,<br>TIM8_CH1N,<br>SPI1_SCK/I2S1_CK,<br>SPI6_SCK,<br>OTG_HS_ULPI_CK,<br>LCD_R4, EVENTOUT                                                                      | ADC12_INN18,<br>ADC12_INP19,<br>DAC1_OUT2 |
| 30            | J3       | 42      | K5       | P3          | 52      | 55      | R3                | PA6                                      | I/O      | FT_a          | -     | TIM1_BKIN, TIM3_CH1,<br>TIM8_BKIN,<br>SPI1_MISO/I2S1_SDI,<br>SPI6_MISO, TIM13_CH1,<br>TIM8_BKIN_COMP12,<br>MDIOS_MDC,<br>TIM1_BKIN_COMP12,<br>DCMI_PIXCLK, LCD_G2,<br>EVENTOUT | ADC12_INP3                                |

Table 8. STM32H753xI pin/ball definition (continued)

| Pin/ball name |          |         |          |             |         |         |              | Pin name<br>(function<br>after<br>reset) | Pin type | I/O structure | Notes | Alternate functions                                                                                                                                                                             | Additional<br>functions |
|---------------|----------|---------|----------|-------------|---------|---------|--------------|------------------------------------------|----------|---------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------|
| LQFP100       | TFBGA100 | LQFP144 | UFBGA169 | UFBGA176+25 | LQFP176 | LQFP208 | TFBGA240 +25 |                                          |          |               |       |                                                                                                                                                                                                 |                         |
| -             | -        | -       | -        | M12         | 85      | 98      | T13          | PH8                                      | I/O      | FT_fh<br>a    | -     | TIM5_ETR, I2C3_SDA,<br>FMC_D16,<br>DCMI_HSYNC, LCD_R2,<br>EVENTOUT                                                                                                                              | -                       |
| -             | -        | -       | -        | F8          | -       | -       | M15          | VSS                                      | S        | -             | -     | -                                                                                                                                                                                               | -                       |
| -             | -        | -       | L13      | -           | -       | -       | M13          | VDD                                      | S        | -             | -     | -                                                                                                                                                                                               | -                       |
| -             | -        | -       | -        | M13         | 86      | 99      | R13          | PH9                                      | I/O      | FT_h          | -     | TIM12_CH2,<br>I2C3_SMBA, FMC_D17,<br>DCMI_D0, LCD_R3,<br>EVENTOUT                                                                                                                               | -                       |
| -             | -        | -       | K9       | L13         | 87      | 100     | P13          | PH10                                     | I/O      | FT_h          | -     | TIM5_CH1, I2C4_SMBA,<br>FMC_D18, DCMI_D1,<br>LCD_R4, EVENTOUT                                                                                                                                   | -                       |
| -             | -        | -       | L10      | L12         | 88      | 101     | P14          | PH11                                     | I/O      | FT_fh         | -     | TIM5_CH2, I2C4_SCL,<br>FMC_D19, DCMI_D2,<br>LCD_R5, EVENTOUT                                                                                                                                    | -                       |
| -             | -        | -       | K10      | K12         | 89      | 102     | R14          | PH12                                     | I/O      | FT_fh         | -     | TIM5_CH3, I2C4_SDA,<br>FMC_D20, DCMI_D3,<br>LCD_R6, EVENTOUT                                                                                                                                    | -                       |
| -             | -        | -       | -        | H12         | 90      | -       | N16          | VSS                                      | S        | -             | -     | -                                                                                                                                                                                               | -                       |
| -             | -        | -       | N11      | J12         | 91      | 103     | P17          | VDD                                      | S        | -             | -     | -                                                                                                                                                                                               | -                       |
| 51            | K8       | 73      | N12      | P12         | 92      | 104     | T14          | PB12                                     | I/O      | FT_u          | -     | TIM1_BKIN, I2C2_SMBA,<br>SPI2_NSS/I2S2_WS,<br>DFSDM_DATIN1,<br>USART3_CK,<br>FDCAN2_RX,<br>OTG_HS_ULPI_D5,<br>ETH_MII_TXD0/ETH_RMII_TXD0, OTG_HS_ID,<br>TIM1_BKIN_COMP12,<br>UART5_RX, EVENTOUT |                         |
| 52            | J8       | 74      | L11      | P13         | 93      | 105     | U14          | PB13                                     | I/O      | FT_u          | -     | TIM1_CH1N,<br>LPTIM2_OUT,<br>SPI2_SCK/I2S2_CK,<br>DFSDM_CKIN1,<br>USART3_CTS_NSS,<br>FDCAN2_TX,<br>OTG_HS_ULPI_D6,<br>ETH_MII_TXD1/ETH_RMII_TXD1, UART5_TX,<br>EVENTOUT                         | OTG_HS_VBUS             |

### 6.3.8 External clock source characteristics

#### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.


The external clock signal has to respect the [Table 59: I/O static characteristics](#). However, the recommended clock input waveform is shown in [Figure 17](#).

**Table 41. High-speed external user clock characteristics<sup>(1)</sup>**

| Symbol                                | Parameter                            | Min         | Typ | Max         | Unit |
|---------------------------------------|--------------------------------------|-------------|-----|-------------|------|
| $f_{HSE\_ext}$                        | User external clock source frequency | 4           | 25  | 50          | MHz  |
| $V_{SW}$<br>( $V_{HSEH} - V_{HSEL}$ ) | OSC_IN amplitude                     | $0.7V_{DD}$ | -   | $V_{DD}$    | V    |
| $V_{DC}$                              | OSC_IN input voltage                 | $V_{SS}$    | -   | $0.3V_{SS}$ |      |
| $t_{W(HSE)}$                          | OSC_IN high or low time              | 7           | -   | -           | ns   |

1. Guaranteed by design.

**Figure 17. High-speed external clock source AC timing diagram**





### Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

### Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

**Table 55. EMI characteristics**

| Symbol           | Parameter  | Conditions                                                                                  | Monitored frequency band | Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ] | Unit |
|------------------|------------|---------------------------------------------------------------------------------------------|--------------------------|-----------------------------------------------|------|
|                  |            |                                                                                             |                          | 8/400 MHz                                     |      |
| S <sub>EMI</sub> | Peak level | V <sub>DD</sub> = 3.6 V, T <sub>A</sub> = 25 °C, UFBGA240 package, conforming to IEC61967-2 | 0.1 to 30 MHz            | 6                                             | dBμV |
|                  |            |                                                                                             | 30 to 130 MHz            | 5                                             |      |
|                  |            |                                                                                             | 130 MHz to 1 GHz         | 13                                            |      |
|                  |            |                                                                                             | 1 GHz to 2 GHz           | 7                                             |      |
|                  |            |                                                                                             | EMI Level                | 2.5                                           | -    |

### 6.3.13 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

**Table 56. ESD absolute maximum ratings**

| Symbol                | Ratings                                               | Conditions                                                   | Packages | Class | Maximum value <sup>(1)</sup> | Unit |
|-----------------------|-------------------------------------------------------|--------------------------------------------------------------|----------|-------|------------------------------|------|
| V <sub>ESD(HBM)</sub> | Electrostatic discharge voltage (human body model)    | T <sub>A</sub> = +25 °C conforming to ANSI/ESDA/JEDEC JS-001 | All      | 1C    | 1000                         | V    |
| V <sub>ESD(CDM)</sub> | Electrostatic discharge voltage (charge device model) | T <sub>A</sub> = +25 °C conforming to ANSI/ESDA/JEDEC JS-002 | All      | C1    | 250                          |      |

1. Guaranteed by characterization results.

### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

**Table 57. Electrical sensitivities**

| Symbol | Parameter            | Conditions                                               | Class      |
|--------|----------------------|----------------------------------------------------------|------------|
| LU     | Static latchup class | $T_A = +25\text{ }^{\circ}\text{C}$ conforming to JESD78 | II level A |

### 6.3.14 I/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5\text{ }\mu\text{A}/+0\text{ }\mu\text{A}$  range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

**Table 58. I/O current injection susceptibility<sup>(1)</sup>**

| Symbol    | Description                                                              | Functional susceptibility |                    | Unit |
|-----------|--------------------------------------------------------------------------|---------------------------|--------------------|------|
|           |                                                                          | Negative injection        | Positive injection |      |
| $I_{INJ}$ | PA7, PC5, PG1, PB14, PJ7, PA11, PA12, PA13, PA14, PA15, PJ12, PB4        | 5                         | 0                  | mA   |
|           | PA2, PH2, PH3, PE8, PA6, PA7, PC4, PE7, PE10, PE11                       | 0                         | NA                 |      |
|           | PA0, PA_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4, PA5, PH4, PH5, BOOT0 | 0                         | 0                  |      |
|           | All other I/Os                                                           | 5                         | NA                 |      |

1. Guaranteed by characterization.


**Output buffer timing characteristics (HSLV option disabled)**

The HSLV bit of SYSCFG\_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.5 V.

**Table 61. Output timing characteristics (HSLV OFF)<sup>(1)</sup>**


| Speed | Symbol           | Parameter                                                                 | conditions                                | Min | Max  | Unit |
|-------|------------------|---------------------------------------------------------------------------|-------------------------------------------|-----|------|------|
| 00    | $F_{\max}^{(2)}$ | Maximum frequency                                                         | C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 12   | MHz  |
|       |                  |                                                                           | C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 3    |      |
|       |                  |                                                                           | C=30 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 12   |      |
|       |                  |                                                                           | C=30 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 3    |      |
|       |                  |                                                                           | C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 16   |      |
|       |                  |                                                                           | C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 4    |      |
|       | $t_r/t_f^{(3)}$  | Output high to low level fall time and output low to high level rise time | C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 16.6 | ns   |
|       |                  |                                                                           | C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 33.3 |      |
|       |                  |                                                                           | C=30 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 13.3 |      |
|       |                  |                                                                           | C=30 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 25   |      |
|       |                  |                                                                           | C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 10   |      |
|       |                  |                                                                           | C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 20   |      |
| 01    | $F_{\max}^{(2)}$ | Maximum frequency                                                         | C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 60   | MHz  |
|       |                  |                                                                           | C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 15   |      |
|       |                  |                                                                           | C=30 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 80   |      |
|       |                  |                                                                           | C=30 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 15   |      |
|       |                  |                                                                           | C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 110  |      |
|       |                  |                                                                           | C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 20   |      |
|       | $t_r/t_f^{(3)}$  | Output high to low level fall time and output low to high level rise time | C=50 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 5.2  | ns   |
|       |                  |                                                                           | C=50 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 10   |      |
|       |                  |                                                                           | C=30 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 4.2  |      |
|       |                  |                                                                           | C=30 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 7.5  |      |
|       |                  |                                                                           | C=10 pF, 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V  | -   | 2.8  |      |
|       |                  |                                                                           | C=10 pF, 1.62 V ≤ V <sub>DD</sub> ≤ 2.7 V | -   | 5.2  |      |

Figure 30. Synchronous non-multiplexed PSRAM write timings

Table 75. Synchronous non-multiplexed PSRAM write timings<sup>(1)</sup>

| Symbol                       | Parameter                                  | Min                             | Max | Unit |
|------------------------------|--------------------------------------------|---------------------------------|-----|------|
| $t_{\text{CLK}}$             | FMC_CLK period                             | $2T_{\text{fmc\_ker\_ck}} - 1$  | -   | ns   |
| $t_{\text{d(CLKxL-NExL)}}$   | FMC_CLK low to FMC_NEx low (x=0..2)        | -                               | 2   |      |
| $t_{\text{d(CLKxH-NExH)}}$   | FMC_CLK high to FMC_NEx high (x= 0...2)    | $T_{\text{fmc\_ker\_ck}} + 0.5$ | -   |      |
| $t_{\text{d(CLKxL-NADVx)}}$  | FMC_CLK low to FMC_NADV low                | -                               | 0.5 |      |
| $t_{\text{d(CLKxL-NADVxH)}}$ | FMC_CLK low to FMC_NADV high               | 0                               | -   |      |
| $t_{\text{d(CLKxL-AV)}}$     | FMC_CLK low to FMC_Ax valid (x=16...25)    | -                               | 2   |      |
| $t_{\text{d(CLKxH-AIV)}}$    | FMC_CLK high to FMC_Ax invalid (x=16...25) | $T_{\text{fmc\_ker\_ck}}$       | -   |      |
| $t_{\text{d(CLKxL-NWEL)}}$   | FMC_CLK low to FMC_NWE low                 | -                               | 1.5 |      |
| $t_{\text{d(CLKxH-NWEH)}}$   | FMC_CLK high to FMC_NWE high               | $T_{\text{fmc\_ker\_ck}} + 1$   | -   |      |
| $t_{\text{d(CLKxL-Data)}}$   | FMC_D[15:0] valid data after FMC_CLK low   | -                               | 3.5 |      |
| $t_{\text{d(CLKxL-NBL)}}$    | FMC_CLK low to FMC_NBL low                 | -                               | 2   |      |
| $t_{\text{d(CLKxH-NBLH)}}$   | FMC_CLK high to FMC_NBL high               | $T_{\text{fmc\_ker\_ck}} + 1$   | -   |      |
| $t_{\text{su(NWAIT-CLKH)}}$  | FMC_NWAIT valid before FMC_CLK high        | 2                               | -   |      |
| $t_{\text{h(CLKH-NWAIT)}}$   | FMC_NWAIT valid after FMC_CLK high         | 2                               | -   |      |

1. Guaranteed by characterization results.

**Figure 34. NAND controller waveforms for common memory write access****Table 76. Switching characteristics for NAND Flash read cycles<sup>(1)</sup>**

| Symbol           | Parameter                                  | Min                       | Max                       | Unit |
|------------------|--------------------------------------------|---------------------------|---------------------------|------|
| $t_{w(NOE)}$     | FMC_NOE low width                          | $4T_{fmc\_ker\_ck} - 0.5$ | $4T_{fmc\_ker\_ck} + 0.5$ | ns   |
| $t_{su(D-NOE)}$  | FMC_D[15-0] valid data before FMC_NOE high | 8                         | -                         |      |
| $t_{h(NOE-D)}$   | FMC_D[15-0] valid data after FMC_NOE high  | 0                         | -                         |      |
| $t_d(ALE-NOE)$   | FMC_ALE valid before FMC_NOE low           | -                         | $3T_{fmc\_ker\_ck} + 1$   |      |
| $t_{h(NOE-ALE)}$ | FMC_NWE high to FMC_ALE invalid            | $4T_{fmc\_ker\_ck} - 2$   | -                         |      |

1. Guaranteed by characterization results.

**Table 77. Switching characteristics for NAND Flash write cycles<sup>(1)</sup>**

| Symbol           | Parameter                             | Min                       | Max                       | Unit |
|------------------|---------------------------------------|---------------------------|---------------------------|------|
| $t_{w(NWE)}$     | FMC_NWE low width                     | $4T_{fmc\_ker\_ck} - 0.5$ | $4T_{fmc\_ker\_ck} + 0.5$ | ns   |
| $t_{v(NWE-D)}$   | FMC_NWE low to FMC_D[15-0] valid      | 0                         | -                         |      |
| $t_{h(NWE-D)}$   | FMC_NWE high to FMC_D[15-0] invalid   | $2T_{fmc\_ker\_ck} - 0.5$ | -                         |      |
| $t_d(D-NWE)$     | FMC_D[15-0] valid before FMC_NWE high | $5T_{fmc\_ker\_ck} - 1$   | -                         |      |
| $t_d(ALE-NWE)$   | FMC_ALE valid before FMC_NWE low      | -                         | $3T_{fmc\_ker\_ck} + 0.5$ |      |
| $t_{h(NWE-ALE)}$ | FMC_NWE high to FMC_ALE invalid       | $2T_{fmc\_ker\_ck} - 1$   | -                         |      |

1. Guaranteed by characterization results.

Table 83. Quad SPI characteristics in DDR mode<sup>(1)</sup>

| Symbol                     | Parameter                        | Conditions                            | Min              | Typ              | Max              | Unit |
|----------------------------|----------------------------------|---------------------------------------|------------------|------------------|------------------|------|
| $F_{CK1/t(CK)}$            | Quad-SPI clock frequency         | 2.7 V < $V_{DD}$ < 3.6 V<br>CL=20 pF  | -                | -                | 100              | MHz  |
|                            |                                  | 1.62 V < $V_{DD}$ < 3.6 V<br>CL=15 pF | -                | -                | 100              |      |
| $t_{w(CKH)}$               | Quad-SPI clock high and low time | -                                     | $t_{CK}/2 - 0.5$ | -                | $t_{CK}/2$       | ns   |
| $t_{w(CKL)}$               |                                  |                                       | $t_{CK}/2$       | -                | $t_{CK}/2 + 0.5$ |      |
| $t_{sr(IN)}, t_{sf(IN)}$   | Data input setup time            | -                                     | 2                | -                | -                |      |
| $t_{hr(IN)}, t_{hf(IN)}$   | Data input hold time             | -                                     | 2                | -                | -                |      |
| $t_{vr(OUT)}, t_{vf(OUT)}$ | Data output valid time           | DHHC=0                                | -                | 3.5              | 4                |      |
|                            |                                  | DHHC=1<br>Pres=1, 2...                | -                | $t_{CK}/4 + 3.5$ | $t_{CK}/4 + 4$   |      |
| $t_{hr(OUT)}, t_{hf(OUT)}$ | Data output hold time            | DHHC=0                                | 3                | -                | -                |      |
|                            |                                  | DHHC=1<br>Pres=1, 2...                | $t_{CK}/4 + 3$   | -                | -                |      |

1. Guaranteed by characterization results.

Figure 37. Quad-SPI timing diagram - SDR mode




Figure 38. Quad-SPI timing diagram - DDR mode




Table 97. DFSDM measured timing 1.62-3.6 V<sup>(1)</sup> (continued)

| Symbol                           | Parameter                                       | Conditions                                                                                                   | Min                                     | Typ                  | Max                                     | Unit |
|----------------------------------|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------|-----------------------------------------|----------------------|-----------------------------------------|------|
| $t_{wh(CKIN)}$<br>$t_{wl(CKIN)}$ | Input clock high and low time                   | SPI mode (SITP[1:0]=0,1),<br>External clock mode (SPICKSEL[1:0]=0),<br>1.62 < V <sub>DD</sub> < 3.6 V        | TCKIN/2 - 0.5                           | T <sub>CKIN</sub> /2 | -                                       | ns   |
| $t_{su}$                         | Data input setup time                           | SPI mode (SITP[1:0]=0,1),<br>External clock mode (SPICKSEL[1:0]=0),<br>1.62 < V <sub>DD</sub> < 3.6 V        | 4                                       | -                    | -                                       |      |
| $t_h$                            | Data input hold time                            | SPI mode (SITP[1:0]=0,1),<br>External clock mode (SPICKSEL[1:0]=0),<br>1.62 < V <sub>DD</sub> < 3.6 V        | 0.5                                     | -                    | -                                       |      |
| T <sub>Manchester</sub>          | Manchester data period (recovered clock period) | Manchester mode (SITP[1:0]=2,3),<br>Internal clock mode (SPICKSEL[1:0]≠0),<br>1.62 < V <sub>DD</sub> < 3.6 V | (CKOUTDIV+1)<br>* T <sub>DFSDMCLK</sub> | -                    | (2*CKOUTDIV)<br>* T <sub>DFSDMCLK</sub> |      |

1. Guaranteed by characterization results.

### 6.3.31 Timer characteristics

The parameters given in [Table 100](#) are guaranteed by design.


Refer to [Section 6.3.15: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 100. TIMx characteristics<sup>(1)(2)</sup>**


| Symbol           | Parameter                                    | Conditions <sup>(3)</sup>                                      | Min | Max                  | Unit          |
|------------------|----------------------------------------------|----------------------------------------------------------------|-----|----------------------|---------------|
| $t_{res(TIM)}$   | Timer resolution time                        | AHB/APBx prescaler=1 or 2 or 4, $f_{TIMxCLK} = 200\text{ MHz}$ | 1   | -                    | $t_{TIMxCLK}$ |
|                  |                                              | AHB/APBx prescaler>4, $f_{TIMxCLK} = 100\text{ MHz}$           | 1   | -                    | $t_{TIMxCLK}$ |
| $f_{EXT}$        | Timer external clock frequency on CH1 to CH4 | $f_{TIMxCLK} = 200\text{ MHz}$                                 | 0   | $f_{TIMxCLK}/2$      | MHz           |
| $Res_{TIM}$      | Timer resolution                             |                                                                | -   | 16/32                | bit           |
| $t_{MAX\_COUNT}$ | Maximum possible count with 32-bit counter   | -                                                              | -   | $65536 \times 65536$ | $t_{TIMxCLK}$ |

1. TIMx is used as a general term to refer to the TIM1 to TIM17 timers.
2. Guaranteed by design.
3. The maximum timer frequency on APB1 or APB2 is up to 200 MHz, by setting the TIMPRE bit in the RCC\_CFGR register, if APBx prescaler is 1 or 2 or 4, then  $TIMxCLK = rcc\_hclk1$ , otherwise  $TIMxCLK = 4 \times F_{rcc\_pclkx\_d2}$ .



Figure 49. SPI timing diagram - slave mode and CPHA = 1<sup>(1)</sup>

1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L = 30$  pF.

Figure 50. SPI timing diagram - master mode<sup>(1)</sup>


1. Measurement points are done at  $0.5V_{DD}$  and with external  $C_L = 30$  pF.

**Table 119. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data**

| Symbol | millimeters |        |        | inches <sup>(1)</sup> |        |        |
|--------|-------------|--------|--------|-----------------------|--------|--------|
|        | Min         | Typ    | Max    | Min                   | Typ    | Max    |
| A      | -           | -      | 1.600  | -                     | -      | 0.0630 |
| A1     | 0.050       | -      | 0.150  | 0.0020                | -      | 0.0059 |
| A2     | 1.350       | 1.400  | 1.450  | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.170       | 0.220  | 0.270  | 0.0067                | 0.0087 | 0.0106 |
| c      | 0.090       | -      | 0.200  | 0.0035                | -      | 0.0079 |
| D      | 21.800      | 22.000 | 22.200 | 0.8583                | 0.8661 | 0.8740 |
| D1     | 19.800      | 20.000 | 20.200 | 0.7795                | 0.7874 | 0.7953 |
| D3     | -           | 17.500 | -      | -                     | 0.6890 | -      |
| E      | 21.800      | 22.000 | 22.200 | 0.8583                | 0.8661 | 0.8740 |
| E1     | 19.800      | 20.000 | 20.200 | 0.7795                | 0.7874 | 0.7953 |
| E3     | -           | 17.500 | -      | -                     | 0.6890 | -      |
| e      | -           | 0.500  | -      | -                     | 0.0197 | -      |
| L      | 0.450       | 0.600  | 0.750  | 0.0177                | 0.0236 | 0.0295 |
| L1     | -           | 1.000  | -      | -                     | 0.0394 | -      |
| k      | 0°          | 3.5°   | 7°     | 0°                    | 3.5°   | 7°     |
| ccc    | -           | -      | 0.080  | -                     | -      | 0.0031 |

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 78. LQFP208 - 208-pin, 28 x 28 mm low-profile quad flat package  
recommended footprint




1. Dimensions are expressed in millimeters.

### Device marking for LQFP208

The following figure gives an example of topside marking versus pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.


**Figure 79. LQFP208 marking example (package top view)**



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

## 7.8 TFBGA240+25 package information

Figure 83. TFBGA - 240+25 ball, 14x14 mm, 0.8 mm pitch, fine pitch ball grid array package outline



1. Dimensions are expressed in millimeters.