



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f103ret7

Table 44.	Electrical sensitivities	89
Table 45.	I/O current injection susceptibility	89
Table 46.	I/O static characteristics	90
Table 47.	Output voltage characteristics	92
Table 48.	I/O AC characteristics	94
Table 49.	NRST pin characteristics	95
Table 50.	TIMx characteristics	96
Table 51.	I ² C characteristics	97
Table 52.	SCL frequency ($f_{PCLK1} = 36 \text{ MHz}$, $V_{DD_I2C} = 3.3 \text{ V}$)	98
Table 53.	SPI characteristics	99
Table 54.	I ² S characteristics	102
Table 55.	SD / MMC characteristics	104
Table 56.	USB startup time	105
Table 57.	USB DC electrical characteristics	106
Table 58.	USB: full-speed electrical characteristics	106
Table 59.	ADC characteristics	107
Table 60.	R_{AIN} max for $f_{ADC} = 14 \text{ MHz}$	108
Table 61.	ADC accuracy - limited test conditions	108
Table 62.	ADC accuracy	109
Table 63.	DAC characteristics	112
Table 64.	TS characteristics	114
Table 65.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package mechanical data	115
Table 66.	LFBGA144 recommended PCB design rules (0.8 mm pitch BGA)	116
Table 67.	LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package mechanical data	118
Table 68.	LFBGA100 recommended PCB design rules (0.8 mm pitch BGA)	119
Table 69.	WLCSP, 64-ball 4.466 x 4.395 mm, 0.500 mm pitch, wafer-level chip-scale package mechanical data	121
Table 70.	WLCSP64 recommended PCB design rules (0.5 mm pitch)	122
Table 71.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data	124
Table 72.	LQFP100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data	127
Table 73.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data	130
Table 74.	Package thermal characteristics	133
Table 75.	Ordering information scheme	136

Figure 40.	NAND controller waveforms for common memory read access	85
Figure 41.	NAND controller waveforms for common memory write access	86
Figure 42.	Standard I/O input characteristics - CMOS port	91
Figure 43.	Standard I/O input characteristics - TTL port	91
Figure 44.	5 V tolerant I/O input characteristics - CMOS port	91
Figure 45.	5 V tolerant I/O input characteristics - TTL port	92
Figure 46.	I/O AC characteristics definition	95
Figure 47.	Recommended NRST pin protection	96
Figure 48.	I ² C bus AC waveforms and measurement circuit	98
Figure 49.	SPI timing diagram - slave mode and CPHA = 0	100
Figure 50.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	100
Figure 51.	SPI timing diagram - master mode ⁽¹⁾	101
Figure 52.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	103
Figure 53.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	103
Figure 54.	SDIO high-speed mode	104
Figure 55.	SD default mode	104
Figure 56.	USB timings: definition of data signal rise and fall time	106
Figure 57.	ADC accuracy characteristics	109
Figure 58.	Typical connection diagram using the ADC	110
Figure 59.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	110
Figure 60.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	111
Figure 61.	12-bit buffered /non-buffered DAC	113
Figure 62.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package outline	115
Figure 63.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package recommended footprint	116
Figure 64.	LFBGA144 marking example (package top view)	117
Figure 65.	LFBGA100 - 10 x 10 mm low profile fine pitch ball grid array package outline	118
Figure 66.	LFBGA100 – 100-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package recommended footprintoutline	119
Figure 67.	LFBGA100 marking example (package top view)	120
Figure 68.	WLCSP, 64-ball 4.466 x 4.395 mm, 0.500 mm pitch, wafer-level chip-scale package outline	121
Figure 69.	WLCSP64 - 64-ball, 4.4757 x 4.4049 mm, 0.5 mm pitch wafer level chip scale package recommended footprint	122
Figure 70.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package outline	123
Figure 71.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package recommended footprint	125
Figure 72.	LQFP144 marking example (package top view)	126
Figure 73.	LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline	127
Figure 74.	LQFP100 recommended footprint	128
Figure 75.	LQFP100 marking example (package top view)	129
Figure 76.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	130
Figure 77.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	131
Figure 78.	LQFP64 marking example (package top view)	132
Figure 79.	LQFP100 P _D max vs. T _A	135

Figure 2. Clock tree



1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.
2. For the USB function to be available, both HSE and PLL must be enabled, with the USBCLK at 48 MHz.
3. To have an ADC conversion time of 1 μ s, APB2 must be at 14 MHz, 28 MHz or 56 MHz.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timers (TIM1 and TIM8) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

2.3.27 DAC (digital-to-analog converter)


The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the STM32F103xC, STM32F103xD and STM32F103xE performance line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

Figure 5. STM32F103xC/D/E performance line LQFP144 pinout



1. The above figure shows the package top view.

Table 5. High-density STM32F103xC/D/E pin definitions (continued)

Pins						Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions ⁽⁴⁾	
LFBGA144	LFBGA100	WLCSP64	LQFP64	LQFP100	LQFP144					Default	Remap
M11	K8	G2	33	51	73	PB12	I/O	FT	PB12	SPI2_NSS/I2S2_WS/ I2C2_SMBA/ USART3_CK ⁽⁹⁾ / TIM1_BKIN ⁽⁹⁾	-
M12	J8	G1	34	52	74	PB13	I/O	FT	PB13	SPI2_SCK/I2S2_CK USART3_CTS ⁽⁹⁾ / TIM1_CH1N	-
L11	H8	F2	35	53	75	PB14	I/O	FT	PB14	SPI2_MISO/TIM1_CH2N USART3_RTS ⁽⁹⁾	-
L12	G8	F1	36	54	76	PB15	I/O	FT	PB15	SPI2_MOSI/I2S2_SD TIM1_CH3N ⁽⁹⁾	-
L9	K9	-	-	55	77	PD8	I/O	FT	PD8	FSMC_D13	USART3_TX
K9	J9	-	-	56	78	PD9	I/O	FT	PD9	FSMC_D14	USART3_RX
J9	H9	-	-	57	79	PD10	I/O	FT	PD10	FSMC_D15	USART3_CK
H9	G9	-	-	58	80	PD11	I/O	FT	PD11	FSMC_A16	USART3_CTS
L10	K10	-	-	59	81	PD12	I/O	FT	PD12	FSMC_A17	TIM4_CH1 / USART3_RTS
K10	J10	-	-	60	82	PD13	I/O	FT	PD13	FSMC_A18	TIM4_CH2
G8	-	-	-	-	83	V _{SS_8}	S	-	V _{SS_8}	-	-
F8	-	-	-	-	84	V _{DD_8}	S	-	V _{DD_8}	-	-
K11	H10	-	-	61	85	PD14	I/O	FT	PD14	FSMC_D0	TIM4_CH3
K12	G10	-	-	62	86	PD15	I/O	FT	PD15	FSMC_D1	TIM4_CH4
J12	-	-	-	-	87	PG2	I/O	FT	PG2	FSMC_A12	-
J11	-	-	-	-	88	PG3	I/O	FT	PG3	FSMC_A13	-
J10	-	-	-	-	89	PG4	I/O	FT	PG4	FSMC_A14	-
H12	-	-	-	-	90	PG5	I/O	FT	PG5	FSMC_A15	-
H11	-	-	-	-	91	PG6	I/O	FT	PG6	FSMC_INT2	-
H10	-	-	-	-	92	PG7	I/O	FT	PG7	FSMC_INT3	-
G11	-	-	-	-	93	PG8	I/O	FT	PG8	-	-
G10	-	-	-	-	94	V _{SS_9}	S	-	V _{SS_9}	-	-
F10	-	-	-	-	95	V _{DD_9}	S	-	V _{DD_9}	-	-

Table 6. FSMC pin definition (continued)

Pins	FSMC					LQFP100 BGA100 ⁽¹⁾
	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	
PD9	D14	D14	D14	DA14	D14	Yes
PD10	D15	D15	D15	DA15	D15	Yes
PD11	-	-	A16	A16	CLE	Yes
PD12	-	-	A17	A17	ALE	Yes
PD13	-	-	A18	A18	-	Yes
PD14	D0	D0	D0	DA0	D0	Yes
PD15	D1	D1	D1	DA1	D1	Yes
PG2	-	-	A12	-	-	-
PG3	-	-	A13	-	-	-
PG4	-	-	A14	-	-	-
PG5	-	-	A15	-	-	-
PG6	-	-	-	-	INT2	-
PG7	-	-	-	-	INT3	-
PD0	D2	D2	D2	DA2	D2	Yes
PD1	D3	D3	D3	DA3	D3	Yes
PD3	-	-	CLK	CLK	-	Yes
PD4	NOE	NOE	NOE	NOE	NOE	Yes
PD5	NWE	NWE	NWE	NWE	NWE	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	NWAIT	Yes
PD7	-	-	NE1	NE1	NCE2	Yes
PG9	-	-	NE2	NE2	NCE3	-
PG10	NCE4_1	NCE4_1	NE3	NE3	-	-
PG11	NCE4_2	NCE4_2	-	-	-	-
PG12	-	-	NE4	NE4	-	-
PG13	-	-	A24	A24	-	-
PG14	-	-	A25	A25	-	-
PB7	-	-	NADV	NADV	-	Yes
PE0	-	-	NBL0	NBL0	-	Yes
PE1	-	-	NBL1	NBL1	-	Yes

1. Ports F and G are not available in devices delivered in 100-pin packages.

Table 9. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	–65 to +150	°C
T_J	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 10. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f_{HCLK}	Internal AHB clock frequency	-	0	72	MHz
f_{PCLK1}	Internal APB1 clock frequency	-	0	36	
f_{PCLK2}	Internal APB2 clock frequency	-	0	72	
V_{DD}	Standard operating voltage	-	2	3.6	V
$V_{DDA}^{(1)}$	Analog operating voltage (ADC not used)	Must be the same potential as $V_{DD}^{(2)}$	2	3.6	V
	Analog operating voltage (ADC used)		2.4	3.6	
V_{BAT}	Backup operating voltage	-	1.8	3.6	V
P_D	Power dissipation at $T_A = 85\text{ °C}$ for suffix 6 or $T_A = 105\text{ °C}$ for suffix 7 ⁽³⁾	LQFP144	-	666	mW
		LQFP100	-	434	
		LQFP64	-	444	
		LFBGA100	-	500	
		LFBGA144	-	500	
		WLCSP64	-	400	
T_A	Ambient temperature for 6 suffix version	Maximum power dissipation	–40	85	°C
		Low-power dissipation ⁽⁴⁾	–40	105	
	Ambient temperature for 7 suffix version	Maximum power dissipation	–40	105	°C
		Low-power dissipation ⁽⁴⁾	–40	125	
T_J	Junction temperature range	6 suffix version	–40	105	°C
		7 suffix version	–40	125	

- When the ADC is used, refer to [Table 59: ADC characteristics](#).
- It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.
- If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} (see [Table 6.7: Thermal characteristics on page 133](#)).
- In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see [Table 6.7: Thermal characteristics on page 133](#)).

5.3.2 Operating conditions at power-up / power-down

The parameters given in [Table 11](#) are derived from tests performed under the ambient temperature condition summarized in [Table 10](#).

Table 11. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	-	0	∞	$\mu s/V$
	V_{DD} fall time rate		20	∞	

5.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 12](#) are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 10](#).

Table 12. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PVD}	Programmable voltage detector level selection	PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	
		PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	
		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	
$V_{PVDhyst}^{(2)}$	PVD hysteresis	-	-	100	-	mV
$V_{POR/PDR}$	Power on/power down reset threshold	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
		Rising edge	1.84	1.92	2.0	
$V_{PDRhyst}^{(2)}$	PDR hysteresis	-	-	40	-	mV
$T_{RSTTEMPO}^{(2)}$	Reset temporization	-	1	2.5	4.5	ms

1. The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.

2. Guaranteed by design.

Table 14. Maximum current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conditions	f _{HCLK}	Max ⁽¹⁾		Unit
				T _A = 85 °C	T _A = 105 °C	
I _{DD}	Supply current in Run mode	External clock ⁽²⁾ , all peripherals enabled	72 MHz	69	70	mA
			48 MHz	50	50.5	
			36 MHz	39	39.5	
			24 MHz	27	28	
			16 MHz	20	20.5	
			8 MHz	11	11.5	
		External clock ⁽²⁾ , all peripherals disabled	72 MHz	37	37.5	
			48 MHz	28	28.5	
			36 MHz	22	22.5	
			24 MHz	16.5	17	
			16 MHz	12.5	13	
			8 MHz	8	8	

1. Guaranteed by characterization results.

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Table 15. Maximum current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditions	f _{HCLK}	Max ⁽¹⁾		Unit
				T _A = 85 °C	T _A = 105 °C	
I _{DD}	Supply current in Run mode	External clock ⁽²⁾ , all peripherals enabled	72 MHz	66	67	mA
			48 MHz	43.5	45.5	
			36 MHz	33	35	
			24 MHz	23	24.5	
			16 MHz	16	18	
			8 MHz	9	10.5	
		External clock ⁽²⁾ , all peripherals disabled	72 MHz	33	33.5	
			48 MHz	23	23.5	
			36 MHz	18	18.5	
			24 MHz	13	13.5	
			16 MHz	10	10.5	
			8 MHz	6	6.5	

1. Guaranteed by characterization results at V_{DD} max, f_{HCLK} max.

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled




Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V)- code with data processing running from RAM, peripherals disabled




Table 19. Typical current consumption in Sleep mode, code running from Flash or RAM

Symbol	Parameter	Conditions	f_{HCLK}	Typ ⁽¹⁾		Unit
				All peripherals enabled ⁽²⁾	All peripherals disabled	
I_{DD}	Supply current in Sleep mode	External clock ⁽³⁾	72 MHz	29.5	6.4	mA
			48 MHz	20	4.6	
			36 MHz	15.1	3.6	
			24 MHz	10.4	2.6	
			16 MHz	7.2	2	
			8 MHz	3.9	1.3	
			4 MHz	2.6	1.2	
			2 MHz	1.85	1.15	
			1 MHz	1.5	1.1	
			500 kHz	1.3	1.05	
			125 kHz	1.2	1.05	
		Running on high speed internal RC (HSI), AHB prescaler used to reduce the frequency	64 MHz	25.6	5.1	
			48 MHz	19.4	4	
			36 MHz	14.5	3	
			24 MHz	9.8	2	
			16 MHz	6.6	1.4	
			8 MHz	3.3	0.7	
			4 MHz	2	0.6	
			2 MHz	1.25	0.55	
			1 MHz	0.9	0.5	
			500 kHz	0.7	0.45	
			125 kHz	0.6	0.45	

1. Typical values are measures at $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = 3.3\text{ V}$.

2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. External clock is 8 MHz and PLL is on when $f_{HCLK} > 8\text{ MHz}$.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 24](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 24. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_F	Feedback resistor	-	-	5	-	M Ω
$C^{(2)}$	Recommended load capacitance versus equivalent serial resistance of the crystal (R_S)	$R_S = 30 \text{ k}\Omega$	-	-	15	pF
I_2	LSE driving current	$V_{DD} = 3.3 \text{ V}$, $V_{IN} = V_{SS}$	-	-	1.4	μA
g_m	Oscillator transconductance	-	5	-	-	$\mu\text{A/V}$
$t_{SU(LSE)}^{(3)}$	Startup time	V_{DD} is stabilized	$T_A = 50 \text{ }^\circ\text{C}$	-	1.5	-
			$T_A = 25 \text{ }^\circ\text{C}$	-	2.5	-
			$T_A = 10 \text{ }^\circ\text{C}$	-	4	-
			$T_A = 0 \text{ }^\circ\text{C}$	-	6	-
			$T_A = -10 \text{ }^\circ\text{C}$	-	10	-
			$T_A = -20 \text{ }^\circ\text{C}$	-	17	-
			$T_A = -30 \text{ }^\circ\text{C}$	-	32	-
			$T_A = -40 \text{ }^\circ\text{C}$	-	60	-

1. Guaranteed by characterization results.
2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
3. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) until a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer, PCB layout and humidity.

Note: For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see [Figure 23](#)). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution: To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \leq 7 \text{ pF}$. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6 \text{ pF}$, and $C_{stray} = 2 \text{ pF}$, then $C_{L1} = C_{L2} = 8 \text{ pF}$.

Low-speed internal (LSI) RC oscillator**Table 26. LSI oscillator characteristics ⁽¹⁾**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{\text{LSI}}^{(2)}$	Frequency	30	40	60	kHz
$t_{\text{su(LSI)}}^{(3)}$	LSI oscillator startup time	-	-	85	μs
$I_{\text{DD(LSI)}}^{(3)}$	LSI oscillator power consumption	-	0.65	1.2	μA

1. $V_{\text{DD}} = 3\text{ V}$, $T_{\text{A}} = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.

2. Guaranteed by characterization results.

3. Guaranteed by design.

Wakeup time from low-power mode

The wakeup times given in [Table 27](#) is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in [Table 10](#).

Table 27. Low-power mode wakeup timings

Symbol	Parameter	Typ	Unit
$t_{\text{WUSLEEP}}^{(1)}$	Wakeup from Sleep mode	1.8	μs
$t_{\text{WUSTOP}}^{(1)}$	Wakeup from Stop mode (regulator in run mode)	3.6	μs
	Wakeup from Stop mode (regulator in low-power mode)	5.4	
$t_{\text{WUSTDBY}}^{(1)}$	Wakeup from Standby mode	50	μs

1. The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

Table 35. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FSMC_CLK period	27.7	-	ns
$t_{d(CLKL-NExL)}$	FSMC_CLK low to FSMC_NEx low (x = 0...2)	-	1.5	ns
$t_{d(CLKL-NExH)}$	FSMC_CLK low to FSMC_NEx high (x = 0...2)	2	-	ns
$t_{d(CLKL-NADV_L)}$	FSMC_CLK low to FSMC_NADV low	-	4	ns
$t_{d(CLKL-NADV_H)}$	FSMC_CLK low to FSMC_NADV high	5	-	ns
$t_{d(CLKL-AV)}$	FSMC_CLK low to FSMC_Ax valid (x = 16...25)	-	0	ns
$t_{d(CLKL-AIV)}$	FSMC_CLK low to FSMC_Ax invalid (x = 16...25)	2	-	ns
$t_{d(CLKL-NOEL)}$	FSMC_CLK low to FSMC_NOE low	-	1	ns
$t_{d(CLKL-NOEH)}$	FSMC_CLK low to FSMC_NOE high	1.5	-	ns
$t_{d(CLKL-ADV)}$	FSMC_CLK low to FSMC_AD[15:0] valid	-	12	ns
$t_{d(CLKL-ADIV)}$	FSMC_CLK low to FSMC_AD[15:0] invalid	0	-	ns
$t_{su(ADV-CLKH)}$	FSMC_A/D[15:0] valid data before FSMC_CLK high	6	-	ns
$t_h(CLKH-ADV)$	FSMC_A/D[15:0] valid data after FSMC_CLK high	0	-	ns
$t_{su(NWAITV-CLKH)}$	FSMC_NWAIT valid before FSMC_CLK high	8	-	ns
$t_h(CLKH-NWAITV)$	FSMC_NWAIT valid after FSMC_CLK high	2	-	ns

1. $C_L = 15$ pF.

2. Guaranteed by characterization results.

Figure 29. Synchronous multiplexed PSRAM write timings





Figure 31. Synchronous non-multiplexed PSRAM write timings

Table 38. Synchronous non-multiplexed PSRAM write timings⁽¹⁾⁽²⁾

Symbol	Parameter	Min	Max	Unit
$t_w(\text{CLK})$	FSMC_CLK period	27.7	-	ns
$t_d(\text{CLKL-NExL})$	FSMC_CLK low to FSMC_NEx low ($x = 0 \dots 2$)	-	2	ns
$t_d(\text{CLKL-NExH})$	FSMC_CLK low to FSMC_NEx high ($x = 0 \dots 2$)	2	-	ns
$t_d(\text{CLKL-NADVL})$	FSMC_CLK low to FSMC_NADV low	-	4	ns
$t_d(\text{CLKL-NADVH})$	FSMC_CLK low to FSMC_NADV high	5	-	ns
$t_d(\text{CLKL-AV})$	FSMC_CLK low to FSMC_Ax valid ($x = 16 \dots 25$)	-	0	ns
$t_d(\text{CLKL-AIV})$	FSMC_CLK low to FSMC_Ax invalid ($x = 16 \dots 25$)	2	-	ns
$t_d(\text{CLKL-NWEL})$	FSMC_CLK low to FSMC_NWE low	-	1	ns
$t_d(\text{CLKL-NWEH})$	FSMC_CLK low to FSMC_NWE high	1	-	ns
$t_d(\text{CLKL-Data})$	FSMC_D[15:0] valid data after FSMC_CLK low	-	6	ns
$t_d(\text{CLKL-NBLH})$	FSMC_CLK low to FSMC_NBL high	1	-	ns
$t_{su}(\text{NWAITV-CLKH})$	FSMC_NWAIT valid before FSMC_CLK high	7	-	ns
$t_h(\text{CLKH-NWAITV})$	FSMC_NWAIT valid after FSMC_CLK high	2	-	ns

1. $C_L = 15 \text{ pF}$.

2. Guaranteed by characterization results.

I²S - SPI characteristics

Unless otherwise specified, the parameters given in [Table 53](#) for SPI or in [Table 54](#) for I²S are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 10](#).

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 53. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f_{SCK} $1/t_c(SCK)$	SPI clock frequency	Master mode	-	18	MHz
		Slave mode	-	18	
$t_r(SCK)$ $t_f(SCK)$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	$4t_{PCLK}$	-	ns
$t_{h(NSS)}^{(1)}$	NSS hold time	Slave mode	$2t_{PCLK}$	-	
$t_{w(SCKH)}^{(1)}$ $t_{w(SCKL)}^{(1)}$	SCK high and low time	Master mode, $f_{PCLK} = 36$ MHz, presc = 4	50	60	
$t_{su(MI)}^{(1)}$ $t_{su(SI)}^{(1)}$	Data input setup time	Master mode	5	-	
		Slave mode	5	-	
$t_{h(MI)}^{(1)}$ $t_{h(SI)}^{(1)}$	Data input hold time	Master mode	5	-	
		Slave mode	4	-	
$t_{a(SO)}^{(1)(2)}$	Data output access time	Slave mode, $f_{PCLK} = 20$ MHz	0	$3t_{PCLK}$	
$t_{dis(SO)}^{(1)(3)}$	Data output disable time	Slave mode	2	10	
$t_{v(SO)}^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	25	
$t_{v(MO)}^{(1)}$	Data output valid time	Master mode (after enable edge)	-	5	
$t_{h(SO)}^{(1)}$ $t_{h(MO)}^{(1)}$	Data output hold time	Slave mode (after enable edge)	15	-	
		Master mode (after enable edge)	2	-	

1. Guaranteed by characterization results.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

5.3.18 CAN (controller area network) interface

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

5.3.19 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 59](#) are preliminary values derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in [Table 10](#).

Note: *It is recommended to perform a calibration after each power-up.*

Table 59. ADC characteristics


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Power supply	-	2.4	-	3.6	V
V_{REF+}	Positive reference voltage	-	2.4	-	V_{DDA}	V
V_{REF-}	Negative reference voltage	-	0			V
I_{VREF}	Current on the V_{REF} input pin	-	-	160 ⁽¹⁾	220	μ A
f_{ADC}	ADC clock frequency	-	0.6	-	14	MHz
$f_S^{(2)}$	Sampling rate	-	0.05	-	1	MHz
$f_{TRIG}^{(2)}$	External trigger frequency	$f_{ADC} = 14$ MHz	-	-	823	kHz
		-	-	-	17	$1/f_{ADC}$
V_{AIN}	Conversion voltage range ⁽³⁾	-	0 (V_{SSA} or V_{REF-} tied to ground)		V_{REF+}	V
$R_{AIN}^{(2)}$	External input impedance	See Equation 1 and Table 60 for details	-	-	50	$\kappa\Omega$
$R_{ADC}^{(2)}$	Sampling switch resistance	-	-	-	1	$\kappa\Omega$
$C_{ADC}^{(2)}$	Internal sample and hold capacitor	-	-	-	8	pF
$t_{CAL}^{(2)}$	Calibration time	$f_{ADC} = 14$ MHz	5.9			μ s
		-	83			$1/f_{ADC}$
$t_{lat}^{(2)}$	Injection trigger conversion latency	$f_{ADC} = 14$ MHz	-	-	0.214	μ s
		-	-	-	3 ⁽⁴⁾	$1/f_{ADC}$
$t_{latr}^{(2)}$	Regular trigger conversion latency	$f_{ADC} = 14$ MHz	-	-	0.143	μ s
		-	-	-	2 ⁽⁴⁾	$1/f_{ADC}$
$t_S^{(2)}$	Sampling time	$f_{ADC} = 14$ MHz	0.107	-	17.1	μ s
		-	1.5	-	239.5	$1/f_{ADC}$
$t_{STAB}^{(2)}$	Power-up time	-	0	0	1	μ s
$t_{CONV}^{(2)}$	Total conversion time (including sampling time)	$f_{ADC} = 14$ MHz	1	-	18	μ s
		-	14 to 252 (t_S for sampling + 12.5 for successive approximation)			$1/f_{ADC}$

Table 65. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Typ	Min	Max
b	0.350	0.400	0.450	0.0138	0.0157	0.0177
D	9.900	10.000	10.100	0.3898	0.3937	0.3976
D1	-	8.800	-	-	0.3465	-
E	9.900	10.000	10.100	0.3898	0.3937	0.3976
E1	-	8.800	-	-	0.3465	-
e	-	0.800	-	-	0.0315	-
F	-	0.600	-	-	0.0236	-
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. STATSChipPAC package dimensions.

Figure 63. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package recommended footprint**Table 66. LFBGA144 recommended PCB design rules (0.8 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.8 mm
D_{pad}	0.400 mm
UBM	0.350 mm