



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep16gs202-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	SFA: Stack Frame Active Status bit
	 1 = Stack frame is active; W14 and W15 address of 0x0000 to 0xFFFF, regardless of DSRPAG 0 = Stack frame is not active; W14 and W15 address of Base Data Space
bit 1	RND: Rounding Mode Select bit
	 1 = Biased (conventional) rounding is enabled 0 = Unbiased (convergent) rounding is enabled
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply
Note 1:	This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 3-3: CTXTSTAT: CPU W REGISTER CONTEXT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0		
—	—	—	—	—	CCTXI2	CCTXI1	CCTXI0		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0		
—	—	—	—	—	MCTXI2	MCTXI1	MCTXI0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown									

bit 15-11	Unimplemented: Read as '0'
bit 10-8	CCTXI<2:0>: Current (W Register) Context Identifier bits
	111 = Reserved
	•
	•
	•
	011 = Reserved
	010 = Alternate Working Register Set 2 is currently in use
	001 = Alternate Working Register Set 1 is currently in use
	000 = Default register set is currently in use
bit 7-3	Unimplemented: Read as '0'
bit 2-0	MCTXI<2:0>: Manual (W Register) Context Identifier bits
	111 = Reserved
	•
	•
	•
	011 = Reserved
	010 = Alternate Working Register Set 2 was most recently manually selected
	001 = Alternate Working Register Set 1 was most recently manually selected
	000 = Default register set was most recently manually selected

TABLE 4-17: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL		—	RPDF	URERR	—	—	—	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A								NVMADR	<15:0>								0000
NVMADRU	072C	_	_	_	_	_	_	_	_				NVMA[DR<23:16>				0000
NVMKEY	072E	_	_	_	_	_	_	_	_				NVM	(EY<7:0>				0000
NVMSRCADRL	0730							N	VMSRCAD	R<15:0>								0000
NVMSRCADRH	0732	-	_	_	—		_		_				NVMSRC	ADR<23:16	}>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: SYSTEM CONTROL REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	—	VREGSF	—	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	3040
PLLFBD	0746	—	—	—	—	—	—	_				PLL	.DIV<8:0>					0030
OSCTUN	0748	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>			0000
LFSR	074C	—							LFSR<14:0> 000					0000				
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	_	_	APSTSCLR2	APSTSCLR1	APSTSCLR0	ASRCSEL	FRCSEL	_	_	_	_	_	_	2740

dsPIC33EPXXGS202 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

TABLE 4-19: PMD REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0760	_	—	T3MD	T2MD	T1MD	—	PWMMD	—	I2C1MD	—	U1MD	-	SPI1MD	—	—	ADCMD	0000
PMD2	0762	_	_	_	_	_	_	_	IC1MD	_	_	_	_	_	_	_	OC1MD	0000
PMD3	0764	_	_	_	_	_	CMPMD	_	_	_	_	_	_	_	_	_	_	0000
PMD6	076A	_	_	_	_	_	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	_	_	_	0000
PMD7	076C	_	_	_	_	_	_	CMP2MD	CMP1MD	_	_	_	_	_	_	PGA1MD	_	0000
PMD8	076E	_	_	_	_	_	PGA2MD	_	_	_	_	_	_	_	_	_	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 5-5: NVMSRCADRL: NVM SOURCE DATA ADDRESS LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSRC	CADR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMSR	CADR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 NVMSRCADR<15:0>: Source Data Address bits

The RAM address of the data to be programmed into Flash when the NVMOP<3:0> bits are set to row programming.

REGISTER 5-6: NVMSRCADRH: NVM SOURCE DATA ADDRESS HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		NVMSRC	ADR<31:24>					
						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		NVMSRC	ADR<23:16>					
						bit 0		
bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
OR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	x = Bit is unknown		
	R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 oit W = Writable OR '1' = Bit is set	R/W-0 R/W-0 R/W-0 NVMSRC. R/W-0 R/W-0 R/W-0 R/W-0 NVMSRC. bit W = Writable bit DR '1' = Bit is set	R/W-0 R/W-0 R/W-0 R/W-0 NVMSRCADR<31:24> NVMSRCADR<31:24> R/W-0 R/W-0 R/W-0 NVMSRCADR<23:16> NVMSRCADR<23:16> bit W = Writable bit U = Unimplem OR '1' = Bit is set '0' = Bit is clear	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 NVMSRCADR<31:24> NVMSRCADR<31:24> NVMSRCADR<23:124> R/W-0 R/W-0 R/W-0 R/W-0 NVMSRCADR<23:16> NVMSRCADR<23:16>	R/W-0 R/W-0 <th< td=""></th<>		

bit 15-0 **NVMSRCADR<31:16>:** Source Data Address bits The RAM address of the data to be programmed into Flash when the NVMOP<3:0> bits are set to row programming. These bits must be always programmed to zero.



FIGURE 8-1: **OSCILLATOR SYSTEM DIAGRAM**

mode. FP and FCY will be different when Doze mode is used in any ratio other than 1:1. 3: The auxiliary clock postscaler must be configured to divide-by-1 (APSTSCLR<2:0> = 111) for proper operation of the PWM and ADC modules.

REGISTER 8-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

bit 4-0

REGISTER 8-3:

PLLPRE<4:0>: PLL Phase Detector Input Divider Select bits (also denoted as 'N1', PLL prescaler) 11111 = Input divided by 33

- •
- •
- 00001 = Input divided by 3
- 00000 = Input divided by 2 (default)
- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.

PLLFBD: PLL FEEDBACK DIVISOR REGISTER

- **2:** This bit is cleared when the ROI bit is set and an interrupt occurs.
- **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 PLLDIV8 ___ bit 15 bit 8 R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 PLLDIV<7:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared '1' = Bit is set -n = Value at POR x = Bit is unknown bit 15-9 Unimplemented: Read as '0' bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier) 111111111 = 513

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<7:0>
External Interrupt 2	INT2	RPINR1	INT2R<7:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<7:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<7:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<7:0>
Input Capture 1	IC1	RPINR7	IC1R<7:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<7:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<7:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<7:0>
PWM Fault 3	FLT3	RPINR13	FLT3R<7:0>
PWM Fault 4	FLT4	RPINR13	FLT4R<7:0>
UART1 Receive	U1RX	RPINR18	U1RXR<7:0>
UART1 Clear-to-Send	U1CTS	RPINR18	U1CTSR<7:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<7:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<7:0>
SPI1 Slave Select	SS1	RPINR21	SS1R<7:0>
PWM Synchronous Input 1	SYNCI1	RPINR37	SYNCI1R<7:0>
PWM Synchronous Input 2	SYNCI2	RPINR38	SYNCI2R<7:0>
PWM Fault 5	FLT5	RPINR42	FLT5R<7:0>
PWM Fault 6	FLT6	RPINR42	FLT6R<7:0>
PWM Fault 7	FLT7	RPINR43	FLT7R<7:0>
PWM Fault 8	FLT8	RPINR43	FLT8R<7:0>

TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

REGISTER 10-16: RPO	R0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0
---------------------	---

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP33R5	RP33R4	RP33R3	RP33R2	RP33R1	RP33R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP32R5	RP32R4	RP32R3	RP32R2	RP32R1	RP32R0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP33R<5:0>: Peripheral Output Function is Assigned to RP33 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP32R<5:0>: Peripheral Output Function is Assigned to RP32 Output Pin bits (see Table 10-2 for peripheral function numbers)

REGISTER 10-17: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP35R5	RP35R4	RP35R3	RP35R2	RP35R1	RP35R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP34R5	RP34R4	RP34R3	RP34R2	RP34R1	RP34R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8	RP35R<5:0>: Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
hit 5-0	RP34R-5:0>: Perinheral Output Function is Assigned to RP34 Output Pin hits

bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 0

REGISTER 15-10: MDC: PWM MASTER DUTY CYCLE REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
MDC<15:8>									
bit 15	bit 15 bit 8								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	MDC<7:0>								
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'					
-n = Value at P	/alue at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknow					nown			

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits

Note 1: The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), PWM duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-11: PWMKEY: PWM PROTECTION LOCK/UNLOCK KEY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWMK	(EY<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PWM	<ey<7:0></ey<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	t	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set				(0) = Bit is cleared x = Bit is unknown			

bit 15-0 PWMKEY<15:0>: PWM Protection Lock/Unlock Key Value bits

REGISTER 15-22: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

bit 7-3 **FLTSRC<4:0>:** Fault Control Signal Source Select for PWMx Generator # bits

	11111 = Reserved 10001 = Reserved 10000 = Reserved 01111 = Reserved 01110 = Analog Comparator 2 01101 = Analog Comparator 1 01100 = Reserved
	01011 = Reserved
	01010 = Reserved
	01001 = Reserved
	01000 = Fault 8
	00111 = Fault 6
	00101 = Fault 5
	00100 = Fault 4
	00011 = Fault 3
	00010 = Fault 2
	00001 = Fault 1
	00000 = Reserved
bit 2	FLTPOL: Fault Polarity for PWMx Generator # bit ⁽¹⁾
	1 = The selected Fault source is active-low0 = The selected Fault source is active-high
bit 1-0	FLTMOD<1:0>: Fault Mode for PWMx Generator # bits
	11 = Fault input is disabled
	10 = Reserved
	 01 = The selected Fault source forces the PWMxH, PWMxL pins to the FLTDATx values (cycle) 00 = The selected Fault source forces the PWMxH, PWMxL pins to the FLTDATx values (latched condition)

Note 1: These bits should be changed only when PTEN (PTCON<15>) = 0.

REGISTER 15-23: STRIGX: PWMx SECONDARY TRIGGER COMPARE VALUE REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STRGC	/IP<12:5>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		STRGCMP<4:0>			—	—	—	
bit 7					•	•	bit 0	
Legend:								
R = Readable	e bit	W = Writable b	it	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	= Bit is unknown	
bit 15-3	STRGCMP<	12:0>: Secondary	y Trigger Cor	npare Value bits				
	When the secondary PWMx functions in the local time base, this register contains the compare values that can trigger the ADC module.							
bit 2-0	Unimpleme	nted: Read as '0'						

Note 1: STRIGx cannot generate the PWMx trigger interrupts.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
FRMEN	SPIFSD	FRMPOL	_	_	_		—	
bit 15		•					bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	_	—	—	—	—	FRMDLY	SPIBEN	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 15	FRMEN: Fran	med SPI1 Supp	ort bit					
	1 = Framed S	SPI1 support is	enabled (SS1	pin is used as	s frame sync pul	se input/output)	
	0 = Framed S	SPI1 support is	disabled					
bit 14	SPIFSD: Fran	me Sync Pulse	Direction Cor	trol bit				
	1 = Frame sy	nc pulse input	(slave)					
hit 10			(IIIaSter)					
DIL 13		anie Sync Puis na pulso io ooti						
	1 = Frame syl	nc pulse is acti nc pulse is acti	ve-nign ve-low					
bit 12-2	Unimplemen	ted: Read as '	n'					
bit 1	FRMDI Y: Fra	me Sync Pulse	e Edge Select	bit				
Sit 1	1 = Frame sv	nc pulse coinci	des with first l	oit clock				
	0 = Frame sy	nc pulse prece	des first bit clo	ock				
bit 0	SPIBEN: Enh	nanced Buffer E	nable bit					
	1 = Enhanced	d buffer is enab	led					
	0 = Enhanced	d buffer is disab	oled (Standard	l mode)				

REGISTER 16-3: SPI1CON2: SPI1 CONTROL REGISTER 2

18.3 UART Control Registers

REGISTER 18-1: U1MODE: UART1 MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹	¹⁾ —	USIDL	IREN ⁽²⁾	RTSMD	—	UEN1	UEN0		
bit 15							bit 8		
R/W-0, H0	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7	7								
Legend: HC = Hardware Clearable bit									
R = Reada	ble bit	W = Writable	oit	U = Unimplem	nented bit, read	as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	UARTEN: UA	RT1 Enable bit	(1)						
	1 = UART1 is	enabled; all U	ART1 pins are	controlled by L	JART1, as defin	ed by UEN<1:0	>		
	0 = UART1 is	s disabled; all U	ART1 pins are	controlled by F	PORT latches; L	JART1 power co	onsumption is		
	minimal								
bit 14	Unimplemen	ted: Read as '0)'						
bit 13	USIDL: UART	1 Stop in Idle I	Node bit						
	1 = Discontin	ues module op	eration when c	levice enters Id	le mode				
h:+ 40				اللاط الم:(2)					
DIT 12			ecoder Enable						
	1 = IrDA encomposition = IrDA encomposition	oder and decou	ler are disabled	ı d					
bit 11	RTSMD: Mod	e Selection for	$\overline{\text{U1RTS}}$ Pin bit						
	$1 = \overline{\text{U1RTS}}$ n	in is in Simplex	mode						
	0 = U1RTS p	in is in Flow Co	ontrol mode						
bit 10	Unimplemen	ted: Read as 'd)'						
bit 9-8	UEN<1:0>: ∪	ART1 Pin Enat	ole bits						
	11 = U1TX, U	11RX and BCL	<1 pins are ena	abled and used	; U1CTS pin is o	controlled by PC	ORT latches		
	10 = U1TX, U	I1RX, U1CTS a	and U1RTS pin	s are enabled a	and used				
	01 = U1TX, U	11RX and U1R	rs pins are ena	abled and used	; U1CTS pin is	controlled by P	ORT latches		
	PORT la	atches	ale ellableu al				controlled by		
bit 7	WAKE: Wake	-up on Start bit	Detect During	Sleep Mode Fi	nable bit				
	1 = UART1 c	ontinues to sar	nple the U1RX	pin. interrupt is	aenerated on t	the falling edge:	bit is cleared		
	in hardwa	are on the follow	wing rising edg	e	<u>g</u>				
	0 = No wake	-up is enabled							
bit 6	LPBACK: UA	RT1 Loopback	Mode Select b	pit					
	1 = Enables	Loopback mode	e						
	0 = Loopbacl	k mode is disab	led						
bit 5	ABAUD: Auto	-Baud Enable	bit		· · · ·		C. L. (
	1 = Enables	baud rate meas	surement on th	ne next characte	er – requires re	ception of a Sy	nc field (55h)		
	0 = Baud rate	e measurement	is disabled or	completed					
Note 1:	Refer to " Univers Family Reference	al Asynchron Manual" for inf	ous Receiver	Transmitter (U/ abling the UAR	ART) " (DS7000 T1 module for r	0582) in the <i>"ds</i> eceive or transn	PIC33/PIC24 nit operation.		

2: This feature is only available for the 16x BRG mode (BRGH = 0).

R-0, HC, HS	S U-0	U-0	U-0	U-0	U-0	R-0, HC, HS	R-0, HC, HS	
SHRRDY	—	—	—	—	—	C1RDY	CORDY	
bit 15	-			•			bit 8	
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
SHRPWR	_	—	—	—	—	C1PWR	C0PWR	
bit 7	-			•	•		bit 0	
Legend:		HS = Hardwar	e Settable bit	HC = Hardwa	re Clearable bit	:		
R = Readab	le bit	W = Writable b	bit	U = Unimplem	nented bit, read	as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15	SHRRDY: S	hared ADC Cor	e Ready Flag b	bit				
	1 = ADC cor	re is powered ar	nd ready for ope	eration				
	0 = ADC cor	re is not ready fo	or operation					
bit 14-10	Unimpleme	nted: Read as '	0'					
bit 9-8	C1RDY:C0F	RDY: Dedicated	ADC Core x Re	eady Flag bits				
	1 = ADC Co	re x is powered	and ready for o	operation				
	0 = ADC Co	ore x is not ready	for operation					
bit 7	bit 7 SHRPWR: Shared ADC Core x Power Enable bit							
	1 = ADC Co	ore x is powered						
hit 6-2		nted: Pead as '	0'					
bit 1_0		DWP : Dedicated		Power Enable bi	ite			
		r with Deulcaled			1.5			
	0 = ADC CO	re x is off						

REGISTER 19-9: ADCON5L: ADC CONTROL REGISTER 5 LOW

REGISTER 19-22: ADCAL0L: ADC CALIBRATION REGISTER 0 LOW

R-0, HC, HS	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
CAL1RDY	—	—	_	CAL1SKIP	CAL1DIFF	CAL1EN	CAL1RUN			
bit 15							bit 8			
R-0, HC, HS	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
CALORDY	—	<u> </u>	—	CALOSKIP	CALODIFF	CAL0EN	CALORUN			
bit 7							bit 0			
Logondi			- Cottoblo bit		o Claarabla hit					
Legend: HS = Hardware Settable bit HC = Hardware Clearable bit										
-n = Value at		'1' = Bit is set	ut.	$0^{\circ} = \text{Bit is clear}$	red	v = Ritisun kr	NOWD			
					icu		IOWIT			
bit 15	CAL1RDY:	Dedicated ADC	Core 1 Calibra	tion Status Flag	ı bit					
	1 = Dedicate	d ADC Core 1 c	alibration is fir	nished						
	0 = Dedicate	d ADC Core 1 c	alibration is in	progress						
bit 14-12	Unimplemer	nted: Read as ')'							
bit 11	CAL1SKIP:	Dedicated ADC	Core 1 Calibra	ation Bypass bit						
	1 = After pow	ver-up, the dedi	cated ADC Co	re 1 will not be a	calibrated					
hit 10		Dedicated ADC	Coro 1 Dooud		naleu aut Mada Calibr	ation hit				
	1 = Dedicate	d ADC Core 1 v	vill be calibrate	o-Dillerential Inf d in Pseudo-Dit	fferential Input m	node				
	0 = Dedicate	d ADC Core 1 v	vill be calibrate	ed in Single-End	led Input mode					
bit 9	CAL1EN: De	edicated ADC C	ore 1 Calibrati	on Enable bit						
	1 = Dedicated ADC Core 1 calibration bits (CALxRDY, CALxSKIP, CALxDIFF and CALxRUN) can be									
	accesse	d by software	calibration hits	are disabled						
hit 8			Core 1 Calibra	ation Start hit						
bit o	1 = If this bi	it is set by soft	ware, the dec	licated ADC Co	ore 1 calibration	o cycle is start	ed; this bit is			
	automat	ically cleared by	hardware			,	,			
	0 = Software	e can start the n	ext calibration	cycle						
bit 7	CALORDY: [Dedicated ADC	Core 0 Calibra	ition Status Flag) bit					
	 1 = Dedicate 0 = Dedicate 	d ADC Core 0 c	alibration is fir	progress						
bit 6-4	Unimplemer	nted: Read as ')'	P 9						
bit 3	CAL0SKIP:	Dedicated ADC	Core 0 Calibra	ation Bypass bit						
	1 = After pov	ver-up, the dedi	cated ADC Co	re 0 will not be o	calibrated					
	0 = After pov	ver-up, the dedi	cated ADC Co	re 0 will be calib	orated					
bit 2	CAL0DIFF:	Dedicated ADC	Core 0 Pseud	o-Differential In	out Mode Calibra	ation bit				
	1 = Dedicate	d ADC Core 0 v	vill be calibrate vill be calibrate	ed in Pseudo-Dil d in Single-End	fferential Input m led Input mode	node				
bit 1			ore 0 Calibrati	on Enable bit						
	1 = Dedicate	ed ADC Core 0	calibration bits	s (CALxRDY, C/	ALxSKIP, CALxE	DIFF and CAL>	(RUN) can be			
	accesse	d by software		Ϋ́Υ,	·		,			
	0 = Dedicate	ed ADC Core 0	calibration bits	are disabled						
bit 0	CALORUN:	Dedicated ADC	Core 0 Calibra	ation Start bit		and the second second				
	⊥ = IT this bi automat	it is set by soft	ware, the dec	incated ADC Co	ore U calibration	i cycle is start	ea; this bit is			
	0 = Software	e can start the n	ext calibration	cvcle						

24.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

24.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

TABLE 25-18: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Conditions					
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	_	8.0	MHz	ECPLL, XTPLL modes	
OS51	Fvco	On-Chip VCO System Frequency	120	—	340	MHz		
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	ms		
OS53	DCLK	CLKO Stability (Jitter) ⁽²⁾	-3	0.5	3	%		

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases, or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time Base or Communication Clock}}}$$

For example, if FOSC = 120 MHz and the SPI1 Bit Rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 25-19: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS

AC CHA	RACTERI	STICS	Standard (unless of Operating	Operatin herwise temperati	g Conditi stated) ure -40° -40°	ons: 3.0\ C ≤ Ta ≤ - C ≤ Ta ≤ -	/ to 3.6V ⊦85°C fo ⊦125°C f	r Industrial for Extended
Param No.	Symbol	Characteris	Min	Тур. ⁽¹⁾	Max	Units	Conditions	
OS56	Fhpout	On-Chip 16x PLL CCO Frequency		112	118	120	MHz	
OS57	Fhpin	On-Chip 16x PLL Phase Detector Input Frequency		7.0	7.37	7.5	MHz	
OS58	Tsu	Frequency Generator Lock		—	—	10	μs	

Note 1: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

FIGURE 25-13: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS



TABLE 25-33:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CH	ARACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK1 Frequency			9	MHz	(Note 3)	
SP20	TscF	SCK1 Output Fall Time	—	—	-	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid After SCK1 Edge	—	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.

27.2 Package Details

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF	F	
Lead Thickness	С	0.09	-	0.25	
Foot Angle	ø	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2

NOTES:

NOTES: