

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·XE

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 12x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ep16gs202t-i-m6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams

in SSC	ic, DP		Pins are up to 5V tolerant
	MCLR 1 RA0 2 RA1 3 RA2 4 RB0 5 RB9 6 RB10 7 Vss 8 RB1 9 RB2 10 RB2 10 RB3 11 RB4 12 VDD 13 RD2 11	dsPIC33EPXXGS202	28 AVDD 27 AVSS 26 RA3 25 RA4 24 RB14 23 RB13 22 RB12 21 RB11 20 VCAP 19 VSS 18 RB7 17 RB6 16 RB5
PIN FI	RB8		15 RB15
PIN FU Pin		Pin	15 RB15
	JNCTION DESCRIPTIONS		F
Pin	JNCTION DESCRIPTIONS Pin Function	Pin	Pin Function
Pin 1	JNCTION DESCRIPTIONS Pin Function MCLR	Pin 15	Pin Function PGEC3/RP47/RB15
Pin 1 2	JNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0	Pin 15 16	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5
Pin 1 2 3	JNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1	Pin 15 16 17	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6
Pin 1 2 3 4	JNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2	Pin 15 16 17 18	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7
Pin 1 2 3 4 5	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0	Pin 15 16 17 18 19	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss
Pin 1 2 3 4 5 6	JUNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9	Pin 15 16 17 18 19 20	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VcAP
Pin 1 2 3 4 5 6 7	JNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10	Pin 15 16 17 18 19 20 21	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss Vcap TMS/PWM3H/RP43/RB11
Pin 1 2 3 4 5 6 7 8	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss	Pin 15 16 17 18 19 20 21 22	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12
Pin 1 2 3 4 5 6 7 8 9	JNCTION DESCRIPTIONS Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss OSC1/CLKI/AN6/RP33/RB1	Pin 15 16 17 18 19 20 21 22 23	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VcAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13
Pin 1 2 3 4 5 6 7 8 9 10	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss OSC1/CLKI/AN6/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/RP34/RB2	Pin 15 16 17 18 19 20 21 22 23 24	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss Vcap TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14
Pin 1 2 3 4 5 6 7 8 9 10 11	Pin Function MCLR AN0/PGA1P1/CMP1A/RA0 AN1/PGA1P2/PGA2P1/CMP1B/RA1 AN2/PGA1P3/PGA2P2/CMP1C/CMP2A/RA2 AN3/PGA2P3/CMP1D/CMP2B/RP32/RB0 AN4/CMP2C/RP41/RB9 AN5/CMP2D/RP42/RB10 Vss OSC1/CLKI/AN6/RP33/RB1 OSC2/CLKO/AN7/PGA1N2/RP34/RB2 PGED2/AN8/INT0/RP35/RB3	Pin 15 16 17 18 19 20 21 22 23 24 25	Pin Function PGEC3/RP47/RB15 TDO/AN9/PGA2N2/RP37/RB5 PGED1/TDI/AN10/SCL1/RP38/RB6 PGEC1/AN11/SDA1/RP39/RB7 Vss VCAP TMS/PWM3H/RP43/RB11 TCK/PWM3L/RP44/RB12 PWM2H/RP45/RB13 PWM2L/RP46/RB14 PWM1H/RA4

Legend: Shaded pins are up to 5 VDC tolerant.

Note: RPn represents remappable peripheral functions. See Table 10-1 and Table 10-2 for the complete list of remappable sources.

TABLE 4-14: ADC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON1L	0300	ADON	_	ADSIDL	_	_	_	_	_	—	_	_	-	-	-	_	-	1000
ADCON1H	0302	_	_	_	_	_	_	_	_	FORM	SHRRES1	SHRRES0	-	_	_	_	-	0060
ADCON2L	0304	REFCIE	REFERCIE	_	EIEN	_	SHREISEL2	SHREISEL1	SHREISEL0	_	SHRADCS6	SHRADCS5	SHRADCS4	SHRADCS3	SHRADCS2	SHRADCS1	SHRADCS0	0000
ADCON2H	0306	REFRDY	REFERR	_	_	_	_	SHRSAMC9	SHRSAMC8	SHRSAMC7	SHRSAMC6	SHRSAMC5	SHRSAMC4	SHRSAMC3	SHRSAMC2	SHRSAMC1	SHRSAMC0	0000
ADCON3L	0308	REFSEL2	REFSEL1	REFSEL0	SUSPEND	SUSPCIE	SUSPRDY	SHRSAMP	CNVRTCH	SWLCTRG	SWCTRG	CNVCHSEL5	CNVCHSEL4	CNVCHSEL3	CNVCHSEL2	CNVCHSEL1	CNVCHSEL0	0000
ADCON3H	030A	CLKSEL1	CLKSEL0	CLKDIV5	CLKDIV4	CLKDIV3	CLKDIV2	CLKDIV1	CLKDIV0	SHREN		_	-	—	-	C1EN	COEN	0000
ADCON4L	030C	_	_	—	_	-	-	SYNCTRG1	SYNCTRG0	_	-	_	-	_	_	SAMC1EN	SAMC0EN	0000
ADCON4H	030E	_	-	_	_	_	_	-	-	_	-	_	_	C1CHS1	C1CHS0	C0CHS1	C0CHS0	0000
ADMOD0L	0310	-	SIGN7	—	SIGN6	-	SIGN5	_	SIGN4	_	SIGN3	_	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0	0000
ADMOD0H	0312	_	_	DIFF14	SIGN14	-	SIGN13	-	SIGN12	_	SIGN11	—	SIGN10	_	SIGN9	—	SIGN8	0000
ADIEL	0320	-	IE14	—	_						IE·	<11:0						0000
ADSTATL	0330	-	AN14RDY	—	_	AN11RDY	AN10RDY	AN9RDY	AN8RDY	AN7RDY	AN6RDY	AN5RDY	AN4RDY	AN3RDY	AN2RDY	AN1RDY	ANORDY	0000
ADCMP0ENL	0338	-	CMPEN14	—	_						CMPE	N<11:0>						0000
ADCMP0LO	033C								ADC (CMPLO Registe	er							0000
ADCMP0HI	033E								ADC	CMPHI Registe	er							0000
ADCMP1ENL	0340	-	CMPEN14	—	_						CMPE	N<11:0>						0000
ADCMP1LO	0344								ADC (CMPLO Registe	er							0000
ADCMP1HI	0346								ADC	CMPHI Registe	er							0000
ADFL0DAT	0368			-	-		-		ADC F	LDATA Regist	er	-	-		-			0000
ADFL0CON	036A	FLEN	MODE1	MODE0	OVRSAM2	OVRSAM1	OVRSAM0	IE	RDY	_	-	_	FLCHSEL4	FLCHSEL3	FLCHSEL2	FLCHSEL1	FLCHSEL0	0000
ADTRIG0L	0380	_	_	—			TRGSRC1<4:0	>		_	-	_			TRGSRC0<4:0>	,		0000
ADTRIG0H	0382	_	_	—			TRGSRC3<4:0	>		_	-	_			TRGSRC2<4:0>			0000
ADTRIG1L	0384	-	-	_			TRGSRC5<4:0	>		_	-	_			TRGSRC4<4:0>	•		0000
ADTRIG1H	0386	_	_	—			TRGSRC7<4:0	>		_	-	_			TRGSRC6<4:0>			0000
ADTRIG2L	0388	_	_	—			TRGSRC9<4:0	>		_	-	_			TRGSRC8<4:0>			0000
ADTRIG2H	038A	-	-	_			TRGSRC11<4:0	>		_	-	_			TRGSRC10<4:0	>		0000
ADTRIG3L	038C	-	-	_			TRGSRC13<4:0	>		_	-	_			TRGSRC12<4:0	>		0000
ADTRIG3H	038E	-	-	_	_	-	_	-	-	_	-	_			TRGSRC14<4:0	>		0000
ADCMP0CON	03A0	-	-	_	CHNL4	CHNL3	CHNL2	CHNL1	CHNL0	CMPEN	IE	STAT	BTWN	HIHI	HILO	LOHI	LOLO	0000
ADCMP1CON	03A4	_		_	CHNL4	CHNL3	CHNL2	CHNL1	CHNL0	CMPEN	E	STAT	BTWN	HIHI	HILO	LOHI	LOLO	0000
ADLVLTRGL	03D0	-	LVLEN14	—	_						LVLE	N<11:0>						0000
ADCORE0L	03D4	—		_	_	_	_					SAM	IC<9:0>					0000
ADCORE0H	03D6	_	-	_	EISEL2	EISEL1	EISEL0	RES1	RES0	_	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADCORE1L	03D8	_	-	_	_	_	_					SAM	IC<9:0>					0000
ADCORE1H	03DA	_		_	EISEL2	EISEL1	EISEL0	RES1	RES0	—	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
ADEIEL	03F0	_	EIEN14	_	—						EIEI	N<11:0						0000
ADEISTATL	03F8	_	EISTAT14	_	_						EISTA	T<11:0>						0000

dsPIC33EPXXGS202 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXGS202 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXGS202 family interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXGS202 family CPU.

The interrupt controller has the following features:

- Six Processor Exceptions and Software Traps
- Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with a Unique Vector for each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- Fixed Interrupt Entry and Return Latencies
- Alternate Interrupt Vector Table (AIVT) for Debug Support

7.1 Interrupt Vector Table

The dsPIC33EPXXGS202 family Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location, 000004h. The IVT contains six non-maskable trap vectors and up to fifty sources of interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT), shown in Figure 7-2, is available only when the Boot Segment (BS) is defined and the AIVT has been enabled. To enable the Alternate Interrupt Vector Table, the Configuration bit, AIVTDIS in the FSEC register, must be programmed and the AIVTEN bit must be set (INTCON2<8> = 1). When the AIVT is enabled, all interrupt and exception processes use the alternate vectors instead of the default vectors. The AIVT begins at the start of the last page of the Boot Segment, defined by BSLIM<12:0>. The second half of the page is no longer usable space. The Boot Segment must be at least 2 pages to enable the AIVT.

Note: Although the Boot Segment must be enabled in order to enable the AIVT, application code does not need to be present inside of the Boot Segment. The AIVT (and IVT) will inherit the Boot Segment code protection.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXGS202 family devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

8.1 CPU Clocking System

The dsPIC33EPXXGS202 family of devices provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 8-1.


EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 8-2 is a block diagram of the PLL module.

Equation 8-2 provides the relationship between input frequency (FIN) and output frequency (FPLLO).

Equation 8-3 provides the relationship between input frequency (FIN) and VCO frequency (Fvco).



EQUATION 8-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2) \times 2(PLLPOST < 1:0 > + 1)}\right)$$

Where: N1 = PLLPRE<4:0> + 2 N2 = 2 x (PLLPOST<1:0> + 1) M = PLLDIV<8:0> + 2

EQUATION 8-3: Fvco CALCULATION

$$FVCO = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2)}\right)$$

REGISTER 9-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—	—	_	IC1MD
bit 15		•		•	•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—	—	—	OC1MD
bit 7							bit 0
Legend:							

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-9	Unimplemented: Read as '0'
bit 8	IC1MD: Input Capture 1 Module Disable bit
	 1 = Input Capture 1 module is disabled 0 = Input Capture 1 module is enabled
bit 7-1	Unimplemented: Read as '0'
bit 0	OC1MD: Output Compare 1 Module Disable bit 1 = Output Compare 1 module is disabled 0 = Output Compare 1 module is enabled

REGISTER 9-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	—	—	CMPMD	—	—
bit 15			•		•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10 CMPMD: Comparator Module Disable bit

1 = Comparator module is disabled

0 = Comparator module is enabled

bit 9-0 Unimplemented: Read as '0'

NOTES:

REGISTER 15-1: PTCON: PWM TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7							bit 0

Legend:		HC = Hardware Clearable b	it HS = Hardware Settab	le bit						
R = Reada	able bit	W = Writable bit	U = Unimplemented bit	t, read as '0'						
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15		VM Module Enable bit								
		module is enabled module is disabled								
bit 14	Unimplen	nented: Read as '0'								
bit 13	PTSIDL:	PWM Time Base Stop in Idle Moo	de bit							
		time base halts in CPU Idle mod time base runs in CPU Idle mode								
bit 12	SESTAT:	Special Event Interrupt Status bit								
		al event interrupt is pending al event interrupt is not pending								
bit 11	SEIEN: S	pecial Event Interrupt Enable bit								
		al event interrupt is enabled al event interrupt is disabled								
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾									
		Period register is updated imme Period register updates occur of								
bit 9	SYNCPO	L: Synchronize Input and Output	Polarity bit ⁽¹⁾							
		Ix/SYNCO1 polarity is inverted (a Ix/SYNCO1 is active-high	active-low)							
bit 8	SYNCOE	N: Primary Time Base Synchroni	zation Enable bit ⁽¹⁾							
		O1 output is enabled O1 output is disabled								
bit 7	SYNCEN:	External Time Base Synchroniz	ation Enable bit ⁽¹⁾							
		nal synchronization of primary tim nal synchronization of primary tim								
bit 6-4	SYNCSR	C<2:0>: Synchronous Source Se	lection bits ⁽¹⁾							
	-	111 = Reserved								
	101 = Re:									
	100 = Re: 011 = Re:									
	011 = Re: 010 = Re:									
	001 = SY									
	000 = SY	NCI1								

Note 1: These bits should be changed only when PTEN = 0. In addition, when using the SYNCIx feature, the user application must program the Period register with a value that is slightly larger than the expected period of the external synchronization input signal.

REGISTER 15-13: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	\$x<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown					nown		

bit 15-0 PDCx<15:0>: PWMx Generator Duty Cycle Value bits

Note 1: In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In the Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL.

2: The smallest pulse width that can be generated on the PWMx output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

3: As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), PWM duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-14: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER^(1,2,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	\$x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 SDCx<15:0>: Secondary Duty Cycle for PWMxL Output Pin bits

Note 1: The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle.

2: The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

3: As the duty cycle gets closer to 0% or 100% of the PWM period (0 to 40 ns, depending on the mode of operation), PWM duty cycle resolution will increase from 1 to 3 LSBs.

REGISTER 15-24: LEBCONX: PWMx LEADING-EDGE BLANKING (LEB) CONTROL REGISTER (CONTINUED)

- bit 1
 BPLH: Blanking in PWMxL High Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is high

 bit 0
 BPLL: Blanking in PWMxL Low Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is low

 0 = No blanking when the PWMxL Low Enable bit

 1 = State blanking (of current-limit and/or Fault input signals) when the PWMxL output is low

 0 = No blanking when the PWMxL output is low
- **Note 1:** The blanking signal is selected via the BLANKSEL<3:0> bits in the AUXCONx register.

REGISTER 15-25: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	_	_		LEB	<8:5>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
		LEB<4:0>			—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				


bit 15-12 Unimplemented: Read as '0'

bit 11-3 **LEB<8:0>:** Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits The value is in 8.32 ns increments.

bit 2-0 Unimplemented: Read as '0'

NOTES:

FIGURE 17-1: I2C1 BLOCK DIAGRAM



REGISTER 17-2: I2	2C1CONH: I2C1 CONTROL	REGISTER HIGH
-------------------	-----------------------	---------------

REGISTER 17-2: I2C1CONH: I2C1 CONTROL REGISTER HIGH											
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
			_		—	_	_				
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN				
bit 7							bit 0				
Legend:											
R = Reada	ble bit	W = Writable	oit	U = Unimplem	ented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkr	nown				
bit 15-7	-	nted: Read as '		0							
bit 6	•			I ² C Slave mode	only)						
		interrupt on dete ection interrupts		condition							
bit 5				I ² C Slave mode	onlv)						
			-	or Restart condi	• ·						
	0 = Start det	ection interrupts	are disabled								
bit 4	BOEN: Buffe	er Overwrite Ena	ble bit (I ² C SI	ave mode only)							
				enerated for a ree	ceived address	/data byte, igno	oring the state				
		COV bit only if t V is only update									
bit 3		A1 Hold Time Se									
DIL D				after the falling	edge of SCI 1						
				after the falling							
bit 2	SBCDE: Sla	ve Mode Bus Co	ollision Detect	Enable bit (I ² C S	Slave mode on	ly)					
	1 = Enables	slave bus collisi	on interrupts								
	0 = Slave bus collision interrupts are disabled										
		If the rising edge of SCL1 and SDA1 is sampled low when the module is in a high state, the BCL bit is set and the bus goes Idle. This Detection mode is only valid during data and ACK transmit sequences.									
bit 1		ess Hold Enable		•			it sequences.				
				CL1 for a match	ning received	address byte.	the SCLREL				
	(12C1C0		ll be cleared a	and SCL1 will be		, ,					
bit 0	DHEN: Data	Hold Enable bit	(I ² C Slave mo	ode only)							
				1 for a received	l data byte, the	e slave hardwa	are clears the				
		L (I2C1CONL<1	2>) bit and S	CL1 is held low							
	0 = Data hol	ding is disabled									

REGISTER 19-7: ADCON4L: ADC CONTROL REGISTER 4 LOW

-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
Legend:							
							bit o
bit 7							bit 0
_		—				SAMC1EN	SAMC0EN
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
bit 15				·			bit 8
—	_	—	—	—	_	SYNCTRG1 ⁽¹⁾	SYNCTRG0 ⁽¹⁾
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0

bit 15-10 Unimplemented: Read as '0'

bit 9-8 **SYNCTRG<1:0>** Dedicated ADC Core x Trigger Synchronization bits⁽¹⁾ 1 = All triggers are synchronized with the Core Source Clock (TCORESRC) 0 = The ADC core triggers are not synchronized

bit 7-2 Unimplemented: Read as '0'

bit 1-0 SAMC1EN:SAMC0EN: Dedicated ADC Core x Conversion Delay Enable bits

1 = After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC<9:0> bits in the ADCORExL register

- 0 = After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle.
- **Note 1:** For proper ADC performance, this bit must be set when using level-sensitive triggers and cleared for edge-sensitive triggers.

REGISTER 19-21: ADTRIGXH: ADC CHANNEL TRIGGER x SELECTION REGISTER HIGH (x = 0 to 3) (CONTINUED)

- bit 4-0 TRGSRC(4x+2)<4:0>: Trigger Source Selection for Corresponding Analog Inputs bits
 - 11111 = ADTRG31
 - 11110 = Reserved
 - 11101 = Reserved
 - 11100 = Reserved
 - 11011 = Reserved
 - 11010 = PWM Generator 3 current-limit trigger
 - 11001 = PWM Generator 2 current-limit trigger
 - 11000 = PWM Generator 1 current-limit trigger
 - 10111 = Reserved
 - 10110 = Output Compare 1 trigger
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = Reserved
 - 10010 = Reserved
 - 10001 = PWM Generator 3 secondary trigger
 - 10000 = PWM Generator 2 secondary trigger
 - 01111 = PWM Generator 1 secondary trigger
 - 01110 = PWM secondary Special Event Trigger
 - 01101 = Timer2 period match
 - 01100 = Timer1 period match
 - 01011 = Reserved
 - 01010 = Reserved
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = PWM Generator 3 primary trigger
 - 00110 = PWM Generator 2 primary trigger
 - 00101 = PWM Generator 1 primary trigger
 - 00100 = PWM Special Event Trigger
 - 00011 = Reserved
 - 00010 = Level software trigger
 - 00001 = Common software trigger
 - 00000 = No trigger is enabled

REGISTER 21-1: PGAxCON: PGAx CONTROL REGISTER (x = 1,2) (CONTINUED)

- bit 2-0 GAIN<2:0>: PGAx Gain Selection bits
 - 111 = Reserved
 - 110 = Gain of 64 101 = Gain of 32
 - 101 = Gain of 32100 = Gain of 16
 - 011 = Gain of 8
 - 010 = Gain of 4
 - 001 = Reserved
 - 000 = Reserved

REGISTER 21-2: PGAxCAL: PGAx CALIBRATION REGISTER (x = 1,2)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		PGACAL<5:0>					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at F	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknowr				nown			

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **PGACAL<5:0>:** PGAx Offset Calibration bits

The calibration values for PGA1 and PGA2 must be copied from Flash addresses, 0x800E48 and 0x800E4C, respectively, into these bits before the module is enabled. Refer to the Device Calibration Addresses table (Table 22-3) in **Section 22.0** "**Special Features**" for more information.

TABLE 23-2: INSTRUCTION SET OVERVIEW

Base Instr #	Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
1 ADD	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
7	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (4)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (4)	None
		BRA	GT,Expr	Branch if greater than	1	1 (4)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (4)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (4)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (4)	None
		BRA	LT,Expr	Branch if less than	1	1 (4)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (4)	None
		BRA	N,Expr	Branch if Negative	1	1 (4)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA,Expr	Branch if Accumulator A overflow	1	1 (4)	None
		BRA	OB, Expr	Branch if Accumulator B overflow	1	1 (4)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (4)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (4)	None
		BRA	SB, Expr	Branch if Accumulator B saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
8	BSET	BSET	f,#bit4	Bit Set f	1	1	None
5	1 10 1	1001	-, #DICI	Bit Set Ws	1		NULL

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

24.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

24.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

24.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

24.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

TABLE 25-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No.	Тур.	Max.	Units	Conditions				
Operating Cur	rent (IDD) ⁽¹⁾							
DC20d	5	10	mA	-40°C				
DC20a	5	10	mA	+25°C	- 3.3V	10 MIPS		
DC20b	5	10	mA	+85°C	5.5V	10 1011-5		
DC20c	5	10	mA	+125°C				
DC22d	10	15	mA	-40°C				
DC22a	10	15	mA	+25°C	3.3V			
DC22b	10	15	mA	+85°C		20 MIPS		
DC22c	10	15	mA	+125°C				
DC24d	15	20	mA	-40°C				
DC24a	15	20	mA	+25°C	3.3V	40 MIPS		
DC24b	15	20	mA	+85°C	- 3.3V	40 MIPS		
DC24c	15	20	mA	+125°C				
DC25d	20	28	mA	-40°C				
DC25a	20	28	mA	+25°C	2.21/			
DC25b	20	28	mA	+85°C	- 3.3V	60 MIPS		
DC25c	20	28	mA	+125°C				
DC26d	30	35	mA	-40°C				
DC26a	30	35	mA	+25°C	3.3V	70 MIPS		
DC26b	30	35	mA	+85°C				

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

 Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC Clock Overshoot/Undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing:

while(1) {

· JTAG is disabled

TABLE 25-42: ADC MODULE SPECIFICATIONS

			Standard Op (unless othe	erating C	onditions: 3.	0V to 3	3.6V		
AC CHA	ARACTERI	STICS	Operating temperature $-40^{\circ}C \le TA \le +30^{\circ}C \le +$				+85°C for Industrial +125°C for Extended		
Param No.	Symbol	Characteristics ⁽³⁾	Min.	Typical	Max.	Units	Conditions		
			Device	Supply					
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0	—	Lesser of: VDD + 0.3 or 3.6	V	The difference between AVDD supply and VDD supply must not exceed ±300 mV at all times, including device power-up		
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V			
		·	Analog	j Input					
AD12	VINH-VINL	Full-Scale Input Span	AVss	_	AVdd	V			
AD14	Vin	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V			
AD15	Vin+	Pseudo-Differential Mode	0	_	3.3	V	VIN- = (VR+ + VR-)/2 ±150 mV		
AD16	Vin-	Pseudo-Differential Mode	0	_	3.3	V	VIN+ = (VR+ + VR-)/2 ±150 mV		
AD17	RIN	Recommended Impedance of Analog Voltage Source	_	100	—	Ω	For minimum sampling time (Note 1)		
AD66	VREF1	Internal Voltage Reference Source	—	1.2	—	V			
		ADC Ac	curacy: Pseu	do-Differe	ential Input				
AD20a	Nr	Resolution		12		bits			
AD21a	INL	Integral Nonlinearity	> -4	_	< 4	LSb	AVss = 0V, AVDD = 3.3V		
AD22a	DNL	Pseudo-Differential Nonlinearity	> -1	—	< 1	LSb	AVss = 0V, AVDD = 3.3V (Note 5)		
AD23a	Gerr	Gain Error (Dedicated Core)	> -5		< 5	LSb	AVss = 0V, AVDD = 3.3V		
AD24a	EOFF	Offset Error (Dedicated Core)	> -5	—	< 5	LSb	AVss = 0V, AVDD = 3.3V		
AD25a	_	Monotonicity	_	_	_	_	Guaranteed		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized but not tested in manufacturing.

3: Characterized with a 1 kHz sine wave.

4: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is ensured, but not characterized.

5: No missing codes, limits are based on the characterization results.

NOTES: