



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	H8/300H
Core Size	16-Bit
Speed	10MHz
Connectivity	I ² C, IrDA, SCI, SSU
Peripherals	POR, PWM, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN
Supplier Device Package	32-VQFN (5x6)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df38602rft10wv

Section 15	Synchronous Serial Communication Unit (SSU)	283
15.1	Features	283
15.2	Input/Output Pins	284
15.3	Register Descriptions	285
15.3.1	SS Control Register H (SSCRH)	285
15.3.2	SS Control Register L (SSCRL)	287
15.3.3	SS Mode Register (SSMR)	289
15.3.4	SS Enable Register (SSER)	290
15.3.5	SS Status Register (SSSR)	291
15.3.6	SS Receive Data Register (SSRDR)	293
15.3.7	SS Transmit Data Register (SSTDRT)	293
15.3.8	SS Shift Register (SSTRSR)	293
15.4	Operation	293
15.4.1	Transfer Clock	293
15.4.2	Relationship between Clock Polarity and Phase, and Data	294
15.4.3	Relationship between Data Input/Output and Shift Register	295
15.4.4	Communication Modes and Pin Functions	296
15.4.5	Operation in Clocked Synchronous Communication Mode	297
15.4.6	Operation in Four-Line Bus Communication Mode	303
15.4.7	Initialization in Four-Line Bus Communication Mode	304
15.4.8	Serial Data Transmission	305
15.4.9	Serial Data Reception	307
15.4.10	SCS Pin Control and Arbitration	309
15.4.11	Interrupt Requests	310
15.5	Usage Note	310
Section 16	I ² C Bus Interface 2 (IIC2)	311
16.1	Features	311
16.2	Input/Output Pins	313
16.3	Register Descriptions	314
16.3.1	I ² C Bus Control Register 1 (ICCR1)	314
16.3.2	I ² C Bus Control Register 2 (ICCR2)	317
16.3.3	I ² C Bus Mode Register (ICMR)	319
16.3.4	I ² C Bus Interrupt Enable Register (ICIER)	321
16.3.5	I ² C Bus Status Register (ICSR)	323
16.3.6	Slave Address Register (SAR)	326
16.3.7	I ² C Bus Transmit Data Register (ICDRT)	326
16.3.8	I ² C Bus Receive Data Register (ICDRR)	327
16.3.9	I ² C Bus Shift Register (ICDRS)	327

18.3	Register Descriptions	362
18.3.1	Compare Control Registers 0, 1 (CMCR0, CMCR1)	362
18.3.2	Compare Data Register (CMDR).....	364
18.4	Operation	365
18.4.1	Operation Sequence	365
18.4.2	Hysteresis Characteristics of Comparator	366
18.4.3	Interrupt Setting	366
18.5	Usage Notes	368
Section 19 Power-On Reset Circuit		369
19.1	Feature	369
19.2	Operation	370
19.2.1	Power-On Reset Circuit	370
Section 20 List of Registers		371
20.1	Register Addresses (Address Order).....	372
20.2	Register Bits.....	376
20.3	Register States in Each Operating Mode	380
Section 21 Electrical Characteristics		385
21.1	Absolute Maximum Ratings for F-ZTAT Version.....	385
21.2	Electrical Characteristics for F-ZTAT Version.....	386
21.2.1	Power Supply Voltage and Operating Range.....	386
21.2.2	DC Characteristics	393
21.2.3	AC Characteristics	399
21.2.4	A/D Converter Characteristics	405
21.2.5	Comparator Characteristics.....	407
21.2.6	Watchdog Timer Characteristics.....	407
21.2.7	Power-On Reset Circuit Characteristics	408
21.2.8	Flash Memory Characteristics	409
21.3	Absolute Maximum Ratings for Masked ROM Version.....	411
21.4	Electrical Characteristics for Masked ROM Version.....	412
21.4.1	Power Supply Voltage and Operating Range.....	412
21.4.2	DC Characteristics	419
21.4.3	AC Characteristics	425
21.4.4	A/D Converter Characteristics	431
21.4.5	Comparator Characteristics.....	433
21.4.6	Watchdog Timer Characteristics.....	433
21.4.7	Power-On Reset Circuit Characteristics	434
21.5	Operation Timing.....	435

2.4 Instruction Set

2.4.1 Table of Instructions Classified by Function

The H8/300H CPU has 62 instructions. Tables 2.2 to 2.9 summarize the instructions in each functional category. The notation used in tables 2.2 to 2.9 is defined below.

Table 2.1 Operation Notation

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
−	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical XOR
→	Move
¬	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

Table 2.2 Data Transfer Instructions


Instruction	Size*	Function
MOV	B/W/L	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFP	B	(EAs) → Rd Cannot be used in this LSI.
MOVTPE	B	Rs → (EAs) Cannot be used in this LSI.
POP	W/L	@SP+ → Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn → @-SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.

Note: * Refers to the operand size.

B: Byte

W: Word

L: Longword

**Figure 3.2 Block Diagram of Interrupt Controller**

8.2.1 Port Data Register 3 (PDR3)

PDR3 is a register that stores data of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	—	—	Reserved The read value is undefined. These bits cannot be modified.
2	P32	0	R/W	If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.
1	P31	0	R/W	
0	P30	0	R/W	

8.2.2 Port Control Register 3 (PCR3)

PCR3 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	—	—	Reserved The read value is undefined. These bits cannot be modified.
2	PCR32	0	W	Setting a PCR3 bit to 1 makes the corresponding pin (P32 to P30) an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid when the corresponding pin is designated as a general I/O pin. PCR3 is a write-only register. The read value is undefined.
1	PCR31	0	W	
0	PCR30	0	W	

9.2 Register Descriptions

Timer B1 has the following registers.

- Timer mode register B1 (TMB1)
- Timer counter B1 (TCB1)
- Timer load register B1 (TLB1)

9.2.1 Timer Mode Register B1 (TMB1)

TMB1 selects the auto-reload function and input clock.

Bit	Bit Name	Initial Value	R/W	Description
7	TMB17	0	R/W	Auto-Reload Function Select 0: Interval timer function selected 1: Auto-reload function selected
6	TMB16	0	R/W	Counter Operation/Stop Select 0: Counter stopped 1: Counter operates
5 to 3	—	All 1	—	Reserved These bits are always read as 1.
2	TMB12	0	R/W	Counter Clock Select
1	TMB11	0	R/W	000: Internal clock: $\phi/8192$
0	TMB10	0	R/W	001: Internal clock: $\phi/2048$ 010: Internal clock: $\phi/256$ 011: Internal clock: $\phi/64$ 100: Internal clock: $\phi/16$ 101: Internal clock: $\phi/4$ 110: Internal clock: $\phi_w/1024$ 111: Internal clock: $\phi_w/256$

10.3.4 Timer Status Register W (TSRW)

TSRW shows the status of interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*	Timer Overflow Flag [Setting condition] When TCNT overflows from H'FFFF to H'0000 [Clearing condition] Read OVF when OVF = 1, then write 0 in OVF
6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	IMFD	0	R/(W)*	Input Capture/Compare Match Flag D [Setting conditions] - TCNT = GRD when GRD functions as an output compare register - The TCNT value is transferred to GRD by an input capture signal when GRD functions as an input capture register [Clearing condition] Read IMFD when IMFD = 1, then write 0 in IMFD
2	IMFC	0	R/(W)*	Input Capture/Compare Match Flag C [Setting conditions] - TCNT = GRC when GRC functions as an output compare register - The TCNT value is transferred to GRC by an input capture signal when GRC functions as an input capture register [Clearing condition] Read IMFC when IMFC = 1, then write 0 in IMFC

10.3.6 Timer I/O Control Register 1 (TIOR1)

TIOR1 selects the functions of GRC and GRD, and specifies the functions of the FTIOC and FTIOD pins.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved This bit is always read as 1.
6	IOD2	0	R/W	I/O Control D2 Selects the GRD function. 0: GRD functions as an output compare register 1: GRD functions as an input capture register
5	IOD1	0	R/W	I/O Control D1 and D0
4	IOD0	0	R/W	When IOD2 = 0, 00: No output at compare match 01: 0 output to the FTIOD pin at GRD compare match 10: 1 output to the FTIOD pin at GRD compare match 11: Output toggles to the FTIOD pin at GRD compare match When IOD2 = 1, 00: Input capture at rising edge at the FTIOD pin 01: Input capture at falling edge at the FTIOD pin 1x: Input capture at rising and falling edges at the FTIOD pin
3	—	1	—	Reserved This bit is always read as 1.
2	IOC2	0	R/W	I/O Control C2 Selects the GRC function. 0: GRC functions as an output compare register 1: GRC functions as an input capture register

Periodic counting operation can be performed when GRA is set as an output compare register and CCLR bit in TCRW is set to 1. When the count matches GRA, TCNT is cleared to H'0000, the IMFA flag in TSRW is set to 1. If the corresponding IMIEA bit in TIERW is set to 1, an interrupt request is generated. TCNT continues counting from H'0000. Figure 10.3 shows periodic counting.




Figure 10.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or D can cause the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. Figure 10.4 shows an example of 0 and 1 output when TCNT operates as a free-running counter, 1 output is selected for compare match A, and 0 output is selected for compare match B. When signal is already at the selected output level, the signal level does not change at compare match.




Figure 10.4 0 and 1 Output Example (TOA = 0, TOB = 1)

The TCNT value can be captured into a general register (GRA, GRB, GRC, or GRD) when a signal level changes at an input-capture pin (FTIOA, FTIOB, FTIOC, or FTIOD). Capture can take place on the rising edge, falling edge, or both edges. By using the input-capture function, the pulse width and periods can be measured. Figure 10.7 shows an example of input capture when both edges of FTIOA and the falling edge of FTIOB are selected as capture edges. TCNT operates as a free-running counter.




Figure 10.7 Input Capture Operating Example

14.4.3 Data Transmission

Figure 14.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI3 interrupt request is generated. Continuous transmission is possible because the TXI3 interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the “mark state” is entered, in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.
6. Figure 14.6 shows a sample flowchart for transmission in asynchronous mode.






Figure 14.5 Example SCI3 Operation in Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)

(1) When CPOS = 0 and CPHS = 0:



(2) When CPOS = 0 and CPHS = 1:

**Figure 15.12 Example of Operation in Data Reception (MSS = 1)**

16.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 16.7 and 16.8. The reception procedure and operations in master receive mode are shown below.

1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0.
2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
8. The operation returns to the slave receive mode.

Register Name	Abbreviation	Address	Module Name	Data Bus Width	Access State
Event counter PWM compare register	ECPWCR	H'FF8C	AEC* ²	16	2
Event counter PWM data register	ECPWDR	H'FF8E	AEC* ²	16	2
Serial port control register	SPCR	H'FF91	SCI3	8	2
Input pin edge select register	AECSR	H'FF92	AEC* ²	8	2
Event counter control register	ECCR	H'FF94	AEC* ²	8	2
Event counter control/status register	ECCSR	H'FF95	AEC* ²	8	2
Event counter H	ECH	H'FF96	AEC* ²	8	2
Event counter L	ECL	H'FF97	AEC* ²	8	2
Serial mode register 3	SMR3	H'FF98	SCI3	8	3
Bit rate register 3	BRR3	H'FF99	SCI3	8	3
Serial control register 3	SCR3	H'FF9A	SCI3	8	3
Transmit data register 3	TDR3	H'FF9B	SCI3	8	3
Serial status register 3	SSR3	H'FF9C	SCI3	8	3
Receive data register 3	RDR3	H'FF9D	SCI3	8	3
Serial extended mode register	SEMR	H'FFA6	SCI3	8	3
IrDA control register	IrCR	H'FFA7	IrDA	8	2
Timer mode register WD	TMWD	H'FFB0	WDT* ³	8	2
Timer control/status register WD1	TCSRWD1	H'FFB1	WDT* ³	8	2
Timer control/status register WD2	TCSRWD2	H'FFB2	WDT* ³	8	2
Timer counter WD	TCWD	H'FFB3	WDT* ³	8	2
A/D result register	ADRR	H'FFBC	A/D converter	16	2
A/D mode register	AMR	H'FFBE	A/D converter	8	2
A/D start register	ADSR	H'FFBF	A/D converter	8	2

21.4.2 DC Characteristics

Table 21.13 lists the DC characteristics.

Table 21.13 DC Characteristics

$V_{CC} = 1.8\text{ V}$ to 3.6 V , $AV_{CC} = 1.8\text{ V}$ to 3.6 V , $V_{SS} = 0.0\text{ V}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min.	Typ.	Max.		
Input high voltage	V_{IH}	$\overline{RES}$, $\overline{TEST}$, $\overline{NMI}$, $\overline{AEVL}$, $\overline{AEVH}$, $\overline{ADTRG}$, $\overline{SCK3}$, $\overline{IRQAEC}$		$0.9V_{CC}$	—	$V_{CC} + 0.3$	V	
		$\overline{IRQ0^{*3}}$, $\overline{IRQ1^{*3}}$		$0.9V_{CC}$	—	$AV_{CC} + 0.3$		
		$\overline{RXD3}$, $\overline{IrRXD}$		$0.8V_{CC}$	—	$V_{CC} + 0.3$		
		$\overline{OSC1}$		$0.9V_{CC}$	—	$V_{CC} + 0.3$		
		$\overline{X1}$		$0.9V_{CC}$	—	$V_{CC} + 0.3$		
		P10 to P12, P30 to P32, P82 to P84, P90 to P93, SSI, SSO, SSCK, $\overline{SCS}$, FTCI, FTIOA, FTIOB, FTIOC, FTIOD, E7_0 to E7_2, SCL, SDA		$0.8V_{CC}$	—	$V_{CC} + 0.3$		
		PB0 to PB5		$0.8V_{CC}$	—	$AV_{CC} + 0.3$		

8. Block Data Transfer Instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States*1	
			#xx	Rn	@ERn	@{d, ERn}	@-ERn/@ERn+	@aa	@{d, PC}	@@aa									Normal
												I	H	N	Z	V	C		
EEPMOV	EEPMOV. B	—								4	if R4L ≠ 0 then repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4L-1 → R4L until R4L=0 else next	—	—	—	—	—	—	8+4n*2	
	EEPMOV. W	—								4	if R4 ≠ 0 then repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4-1 → R4 until R4=0 else next	—	—	—	—	—	—	8+4n*2	

- Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases, see appendix A.3, Number of Execution States.
2. n is the value set in register R4L or R4.
- (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - (3) Retains its previous value when the result is zero; otherwise cleared to 0.
 - (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
 - (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
 - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
 - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

A.2 Operation Code Map

Table A.2 Operation Code Map (1)

Instruction code:

1st byte		2nd byte	
AH	AL	BH	BL

Instruction when most significant bit of BH is 0.

Instruction when most significant bit of BH is 1.

AL	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F			
AH	0	Table A-2 (2)	STC	LDC	ORC	XORC	ANDC	LDC	ADD	Table A-2 (2)	Table A-2 (2)	Table A-2 (2)	MOV	ADDX	Table A-2 (2)				
	1	Table A-2 (2)	Table A-2 (2)	Table A-2 (2)	OR.B	XOR.B	AND.B	Table A-2 (2)	SUB	Table A-2 (2)	CMP	SUBX	Table A-2 (2)						
	2	MOV.B																	
	3																		
	4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BGT			
	5	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A-2 (2)	JMP	BSR	JSR						
	6	BSET	BNOT	BCLR	BTST	BOF	BOF	AND	BST	MOV									
	7					BOF	BOF	BAND	BLD	MOV	Table A-2 (2)	EEPMOV	Table A-2 (3)						
	8	ADD																	
	9	ADDX																	
	A	CMP																	
	B	SUBX																	
	C	OR																	
	D	XOR																	
	E	AND																	
	F	MOV																	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510

H8/38602R Group Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0152-0300