



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 18MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LED, POR, PWM, WDT |
| Number of I/O | 26 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 512 x 8 |
| RAM Size | 768 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 3.6V |
| Data Converters | A/D 8x8b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-TSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 28-TSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc936fdh-518 |

5. Block diagram




Fig 1. Block diagram

Table 4. Pin description ...continued

| Symbol | Pin | | Type | Description |
|-------------------|--------------------|---------|---------------------|---|
| | TSSOP28, PLCC28 | HVQFN28 | | |
| P1.0 to P1.7 | | | I/O, I ¹ | <p>Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to Section 8.13.1 "Port configurations" and Table 11 "Static characteristics" for details. P1.2 and P1.3 are open drain when used as outputs. P1.5 is input only.</p> <p>All pins have Schmitt trigger inputs.</p> <p>Port 1 also provides various special functions as described below:</p> |
| P1.0/TXD | 18 | 14 | I/O | P1.0 — Port 1 bit 0. |
| | | | O | TXD — Transmitter output for the serial port. |
| P1.1/RXD | 17 | 13 | I/O | P1.1 — Port 1 bit 1. |
| | | | I | RXD — Receiver input for the serial port. |
| P1.2/T0/SCL | 12 | 8 | I/O | P1.2 — Port 1 bit 2 (open-drain when used as output). |
| | | | I/O | T0 — Timer/counter 0 external count input or overflow output (open-drain when used as output). |
| | | | I/O | SCL — I ² C serial clock input/output. |
| P1.3/INT0/ SDA | 11 | 7 | I/O | P1.3 — Port 1 bit 3 (open-drain when used as output). |
| | | | I | INT0 — External interrupt 0 input. |
| | | | I/O | SDA — I ² C serial data input/output. |
| P1.4/INT1 | 10 | 6 | I | P1.4 — Port 1 bit 4. |
| | | | I | INT1 — External interrupt 1 input. |
| P1.5/RST | 6 | 2 | I | P1.5 — Port 1 bit 5 (input only). |
| | | | I | <p>RST — External reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force ISP mode. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until VDD has reached its specified level. When system power is removed VDD will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when VDD falls below the minimum specified operating voltage.</p> |
| P1.6/OCB | 5 | 1 | I/O | P1.6 — Port 1 bit 6. |
| | | | O | OCB — Output Compare B. (P89LPC935/936) |
| P1.7/OCC/ AD00 | 4 | 28 | I/O | P1.7 — Port 1 bit 7. |
| | | | O | OCC — Output Compare C. (P89LPC935/936) |
| | | | I | AD00 — ADC0 channel 0 analog input. (P89LPC935/936) |

Table 5. Special function registers - P89LPC933/934 ...continued

* indicates SFRs that are bit addressable.

| Name | Description | SFR addr. | Bit functions and addresses | | | | | | | | Reset value | |
|--------|--------------------------------|-----------|-----------------------------|-----------|------------|-----------|-----------|-----------|-----------|-----------|----------------------|----------------|
| | | | MSB | | | | | | | | Hex | Binary |
| KBCON | Keypad control register | 94H | - | - | - | - | - | - | PATN_SEL | KBIF | 00 ^[3] | xxxx xx00 |
| KBMASK | Keypad interrupt mask register | 86H | | | | | | | | | 00 | 0000 0000 |
| KBPATN | Keypad pattern register | 93H | | | | | | | | | FF | 1111 1111 |
| | Bit address | | 87 | 86 | 85 | 84 | 83 | 82 | 81 | 80 | | |
| P0* | Port 0 | 80H | T1/KB7 | CMP1/KB6 | CMPREF/KB5 | CIN1A/KB4 | CIN1B/KB3 | CIN2A/KB2 | CIN2B/KB1 | CMP2/KB0 | | ^[3] |
| | Bit address | | 97 | 96 | 95 | 94 | 93 | 92 | 91 | 90 | | |
| P1* | Port 1 | 90H | - | - | RST | INT1 | INT0/SDA | T0/SCL | RXD | TXD | | ^[3] |
| | Bit address | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | | |
| P2* | Port 2 | A0H | - | - | SPICLK | SS | MISO | MOSI | - | - | | ^[3] |
| | Bit address | | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | | |
| P3* | Port 3 | B0H | - | - | - | - | - | - | XTAL1 | XTAL2 | | ^[3] |
| P0M1 | Port 0 output mode 1 | 84H | (P0M1.7) | (P0M1.6) | (P0M1.5) | (P0M1.4) | (P0M1.3) | (P0M1.2) | (P0M1.1) | (P0M1.0) | FF ^[3] | 1111 1111 |
| P0M2 | Port 0 output mode 2 | 85H | (P0M2.7) | (P0M2.6) | (P0M2.5) | (P0M2.4) | (P0M2.3) | (P0M2.2) | (P0M2.1) | (P0M2.0) | 00 ^[3] | 0000 0000 |
| P1M1 | Port 1 output mode 1 | 91H | (P1M1.7) | (P1M1.6) | - | (P1M1.4) | (P1M1.3) | (P1M1.2) | (P1M1.1) | (P1M1.0) | D3 ^[3] | 11x1 xx11 |
| P1M2 | Port 1 output mode 2 | 92H | (P1M2.7) | (P1M2.6) | - | (P1M2.4) | (P1M2.3) | (P1M2.2) | (P1M2.1) | (P1M2.0) | 00 ^[3] | 00x0 xx00 |
| P2M1 | Port 2 output mode 1 | A4H | (P2M1.7) | (P2M1.6) | (P2M1.5) | (P2M1.4) | (P2M1.3) | (P2M1.2) | (P2M1.1) | (P2M1.0) | FF ^[3] | 1111 1111 |
| P2M2 | Port 2 output mode 2 | A5H | (P2M2.7) | (P2M2.6) | (P2M2.5) | (P2M2.4) | (P2M2.3) | (P2M2.2) | (P2M2.1) | (P2M2.0) | 00 ^[3] | 0000 0000 |
| P3M1 | Port 3 output mode 1 | B1H | - | - | - | - | - | - | (P3M1.1) | (P3M1.0) | 03 ^[3] | xxxx xx11 |
| P3M2 | Port 3 output mode 2 | B2H | - | - | - | - | - | - | (P3M2.1) | (P3M2.0) | 00 ^[3] | xxxx xx00 |
| PCON | Power control register | 87H | SMOD1 | SMOD0 | BOPD | BOI | GF1 | GF0 | PMOD1 | PMOD0 | 00 | 0000 0000 |
| PCONA | Power control register A | B5H | RTCPD | - | VCPD | ADPD | I2PD | SPPD | SPD | - | 00 ^[3] | 0000 0000 |
| | Bit address | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| PSW* | Program status word | D0H | CY | AC | F0 | RS1 | RS0 | OV | F1 | P | 00 | 0000 0000 |
| PT0AD | Port 0 digital input disable | F6H | - | - | PT0AD.5 | PT0AD.4 | PT0AD.3 | PT0AD.2 | PT0AD.1 | - | 00 | xx00 000x |
| RSTSRC | Reset source register | DFH | - | - | BOF | POF | R_BK | R_WD | R_SF | R_EX | | ^[4] |
| RTCCON | Real-time clock control | D1H | RTCF | RTCS1 | RTCS0 | - | - | - | ERTC | RTCEN | 60 ^{[3][5]} | 011x xx00 |

Table 5. Special function registers - P89LPC933/934 ...continued

* indicates SFRs that are bit addressable.

| Name | Description | SFR addr. | Bit functions and addresses | | Reset value | |
|--------|-----------------|-----------|-----------------------------|-----|-------------|-----------|
| | | | MSB | LSB | Hex | Binary |
| WDL | Watchdog load | C1H | | | FF | 1111 1111 |
| WFEED1 | Watchdog feed 1 | C2H | | | | |
| WFEED2 | Watchdog feed 2 | C3H | | | | |

- [1] Unimplemented bits in SFRs (labeled '-') are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are logic 0s although they are unknown when read.
- [2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.
- [3] All ports are in input only (high-impedance) state after power-up.
- [4] The RSTSRC register reflects the cause of the P89LPC933/934/935/936 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx11 0000.
- [5] The only reset source that affects these SFRs is power-on reset.
- [6] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- [7] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

Table 6. Special function registers - P89LPC935/936 ...continued

* indicates SFRs that are bit addressable.

| Name | Description | SFR addr. | Bit functions and addresses | | | | | | | | Reset value | |
|--------|-----------------------------------|-----------|-----------------------------|----------|----------|----------|----------|----------|----------|----------|-------------|-----------|
| | | | MSB | | | | LSB | | | | Hex | Binary |
| TL2 | CCU timer low | CCH | | | | | | | | | 00 | 0000 0000 |
| TMOD | Timer 0 and 1 mode | 89H | T1GATE | T1C/T | T1M1 | T1M0 | T0GATE | T0C/T | T0M1 | T0M0 | 00 | 0000 0000 |
| TOR2H | CCU reload register high | CFH | | | | | | | | | 00 | 0000 0000 |
| TOR2L | CCU reload register low | CEH | | | | | | | | | 00 | 0000 0000 |
| TPCR2H | Prescaler control register high | CBH | - | - | - | - | - | - | TPCR2H.1 | TPCR2H.0 | 00 | xxxx xx00 |
| TPCR2L | Prescaler control register low | CAH | TPCR2L.7 | TPCR2L.6 | TPCR2L.5 | TPCR2L.4 | TPCR2L.3 | TPCR2L.2 | TPCR2L.1 | TPCR2L.0 | 00 | 0000 0000 |
| TRIM | Internal oscillator trim register | 96H | RCCLK | ENCLK | TRIM.5 | TRIM.4 | TRIM.3 | TRIM.2 | TRIM.1 | TRIM.0 | [6] | [5] |
| WDCON | Watchdog control register | A7H | PRE2 | PRE1 | PRE0 | - | - | WDRUN | WDTOF | WDCLK | [7] | [5] |
| WDL | Watchdog load | C1H | | | | | | | | | FF | 1111 1111 |
| WFEED1 | Watchdog feed 1 | C2H | | | | | | | | | | |
| WFEED2 | Watchdog feed 2 | C3H | | | | | | | | | | |

[1] Unimplemented bits in SFRs (labeled '-') are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are logic 0s although they are unknown when read.

[2] All ports are in input only (high-impedance) state after power-up.

[3] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable.

[4] The RSTSRC register reflects the cause of the P89LPC933/934/935/936 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx11 0000.

[5] After reset, the value is 1110 01x1, i.e., PRE2 to PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.

[6] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.

[7] The only reset source that affects these SFRs is power-on reset.

external clock input on X1) and if the RTC is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the P89LPC933/934/935/936. This output is enabled by the ENCLK bit in the TRIM register.

The frequency of this clock output is $\frac{1}{2}$ that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power.

8.4 On-chip RC oscillator option

The P89LPC933/934/935/936 has a 6-bit TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory preprogrammed value to adjust the oscillator frequency to 7.373 MHz \pm 1 % at room temperature. End-user applications can write to the TRIM register to adjust the on-chip RC oscillator to other frequencies.

8.5 Watchdog oscillator option

The watchdog has a separate oscillator which has a frequency of 400 kHz. This oscillator can be used to save power when a high clock frequency is not needed.

8.6 External clock input option

In this configuration, the processor clock is derived from an external source driving the P3.1/XTAL1 pin. The rate may be from 0 Hz up to 18 MHz. The P3.0/XTAL2 pin may be used as a standard port pin or a clock output. **When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until VDD has reached its specified level. When system power is removed VDD will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when VDD falls below the minimum specified operating voltage.**

An open-drain port pin has a Schmitt trigger input that also has a glitch suppression circuit.

8.13.1.3 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt trigger input that also has a glitch suppression circuit.

8.13.1.4 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt trigger input that also has a glitch suppression circuit.

8.13.2 Port 0 analog functions

The P89LPC933/934/935/936 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high-impedance) mode.

Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to logic 0s to enable digital functions.

8.13.3 Additional port features

After power-up, all pins are in Input-Only mode.

Remark: Please note that this is different from the LPC76x series of devices.

- After power-up, all I/O pins except P1.5, may be configured by software.
- Pin P1.5 is input only. Pins P1.2 and P1.3 and are configurable for either input-only or open-drain.

Every output on the P89LPC933/934/935/936 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to [Table 11 "Static characteristics"](#) for detailed specifications.

All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.

8.14 Power monitoring functions

The P89LPC933/934/935/936 incorporates power monitoring functions designed to prevent incorrect operation during initial power-up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on detect and brownout detect.

8.19.9 CCU interrupts

There are seven interrupt sources on the CCU which share a common interrupt vector.




Fig 13. Capture/compare unit interrupts

8.20 UART

The P89LPC933/934/935/936 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC933/934/935/936 does include an independent baud rate generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent baud rate generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in four modes: shift register, 8-bit UART, 9-bit UART, and CPU $\text{clock}/_{32}$ or CPU $\text{clock}/_{16}$.

8.20.1 Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at $1/16$ of the CPU clock frequency.

8.20.2 Mode 1

10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in special function register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in [Section 8.20.5 “Baud rate generator and selection”](#)).

8.20.3 Mode 2

11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of logic 0 or logic 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in special function register SCON, while the stop bit is not saved. The baud rate is programmable to either $\frac{1}{16}$ or $\frac{1}{32}$ of the CPU clock frequency, as determined by the SMOD1 bit in PCON.


8.20.4 Mode 3

11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the baud rate generator (described in [Section 8.20.5 “Baud rate generator and selection”](#)).

8.20.5 Baud rate generator and selection

The P89LPC933/934/935/936 enhanced UART has an independent baud rate generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions.

The UART can use either Timer 1 or the baud rate generator output (see [Figure 14](#)). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent baud rate generator uses CCLK.

**8.20.6 Framing error**

Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is logic 1, framing errors can be made available in SCON.7 respectively. If SMOD0 is logic 0, SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is logic 0.

8.20.7 Break detect

Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.

8.20.8 Double buffering

The UART has a transmit double buffer that allows buffering of the next character to be written to SBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character.

Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).


8.20.9 Transmit interrupts with double buffering enabled (modes 1, 2 and 3)

Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated when the double buffer is ready to receive new data.

8.20.10 The 9th bit (bit 8) in double buffering (modes 1, 2 and 3)

If double buffering is disabled TB8 can be written before or after SBUF is written, as long as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until the bit is shifted out, as indicated by the Tx interrupt.

If double buffering is enabled, TB8 **must** be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data.



8.23 Analog comparators

Two analog comparators are provided on the P89LPC933/934/935/936. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logic 1 (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

The overall connections to both comparators are shown in [Figure 21](#). The comparators function to $V_{DD} = 2.4$ V.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

When a comparator is disabled the comparator's output, CO_n , goes HIGH. If the comparator output was LOW and then is disabled, the resulting transition of the comparator output from a LOW to HIGH state will set the comparator flag, CMF_n . This will cause an interrupt if the comparator interrupt is enabled. The user should therefore disable the comparator interrupt prior to disabling the comparator. Additionally, the user should clear the comparator flag, CMF_n , after disabling the comparator.





Fig 21. Comparator input and output connections

8.23.1 Internal reference voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as $V_{ref(bg)}$, is $1.23\text{ V} \pm 10\%$.

8.25 Watchdog timer

The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz watchdog oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 22 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few μ s to a few seconds. Please refer to the P89LPC933/934/935/936 *User manual* for more details.



002aaa905

- (1) Watchdog reset can also be caused by an invalid feed sequence, or by writing to WDCON not immediately followed by a feed sequence.

Fig 22. Watchdog timer in Watchdog mode (WDTE = 1)

8.26 Additional features

8.26.1 Software reset

The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.

8.26.2 Dual data pointers

The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

8.28.3 Flash organization

The program memory consists of eight 2 kB sectors on the P89LPC936 device, eight 1 kB sectors on the P89LPC934/935 devices, and four 1 kB sectors on the P89LPC933 device. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.

8.28.4 Using flash as data storage

The flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

8.28.5 Flash programming and erasing

Four different methods of erasing or programming of the flash are available. The flash may be programmed or erased in the end-user application (IAP) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock - serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing the device to be programmed in circuit through the serial port. The flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.

8.28.6 In-circuit programming

ICP is performed without removing the microcontroller from the system. The ICP facility consists of internal hardware resources to facilitate remote programming of the P89LPC933/934/935/936 through a two-wire serial interface. The Philips ICP facility has made ICP in an embedded application—using commercially available programmers—possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the P89LPC933/934/935/936 *User manual*.

8.28.7 In-application programming

IAP is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The Philips IAP has made IAP in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of predefined IAP functions are provided in a boot ROM and can be called through a common interface, PGM_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of flash sectors, pages, security bits, configuration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FF03H. The boot ROM occupies the program memory space at the top of the address space from FF00H to FFEFH, thereby not conflicting with the user program memory space.

In addition, IAP operations can be accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the P89LPC933/934/935/936 *User manual*.

8.28.8 ISP

ISP is performed without removing the microcontroller from the system. The ISP facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC933/934/935/936 through the serial port. This firmware is provided by Philips and embedded within each P89LPC933/934/935/936 device. The Philips ISP facility has made ISP in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins (V_{DD} , V_{SS} , TXD, RXD, and RST). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.

8.28.9 Power-on reset code execution

The P89LPC933/934/935/936 contains two special flash elements: the boot vector and the boot status bit. Following reset, the P89LPC933/934/935/936 examines the contents of the boot status bit. If the boot status bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the boot status bit is set to a value other than zero, the contents of the boot vector are used as the high byte of the execution address and the low byte is set to 00H.

Table 9 shows the factory default boot vector settings for these devices.

Remark: These settings are different than the original P89LPC932. Tools designed to support the P89LPC933/934/935/936 should be used to program this device, such as Flash Magic version 1.98, or later.

A factory-provided boot loader is preprogrammed into the address space indicated and uses the indicated boot loader entry point to perform ISP functions. This code can be erased by the user.

Remark: Users who wish to use this loader should take precautions to avoid erasing the sector that contains this boot loader. Instead, the page erase function can be used to erase the pages located in this sector which are not used by the boot loader.

A custom boot loader can be written with the boot vector set to the custom boot loader, if desired.

Table 9. Default boot vector values and ISP entry points

| Device | Default boot vector | Default boot loader entry point | Default boot loader code range | Boot sector range |
|-----------|---------------------|---------------------------------|--------------------------------|-------------------|
| P89LPC933 | 0FH | 0F00H | 0E00H to 0FFFFH | 0C00H to 0FFFFH |
| P89LPC934 | 1FH | 1F00H | 1E00H to 1FFFFH | 1C00H to 1FFFFH |
| P89LPC935 | 1FH | 1F00H | 1E00H to 1FFFFH | 1C00H to 1FFFFH |
| P89LPC936 | 3FH | 3F00H | 3E00H to 3FFFFH | 3C00H to 3FFFFH |

9.4.2 Fixed channel, continuous conversion mode

A single input channel can be selected for continuous conversion. The results of the conversions will be sequentially placed in the four result registers. An interrupt, if enabled, will be generated after every four conversions. Additional conversion results will again cycle through the four result registers, overwriting the previous results. Continuous conversions continue until terminated by the user.

9.4.3 Auto scan, single conversion mode

Any combination of the four input channels can be selected for conversion. A single conversion of each selected input will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after all selected channels have been converted. If only a single channel is selected this is equivalent to single channel, single conversion mode.

9.4.4 Auto scan, continuous conversion mode

Any combination of the four input channels can be selected for conversion. A conversion of each selected input will be performed and the result placed in the result register which corresponds to the selected input channel. An interrupt, if enabled, will be generated after all selected channels have been converted. The process will repeat starting with the first selected channel. Additional conversion results will again cycle through the four result registers, overwriting the previous results. Continuous conversions continue until terminated by the user.

9.4.5 Dual channel, continuous conversion mode

This is a variation of the auto scan continuous conversion mode where conversion occurs on two user-selectable inputs. The result of the conversion of the first channel is placed in result register, ADxDAT0. The result of the conversion of the second channel is placed in result register, ADxDAT1. The first channel is again converted and its result stored in ADxDAT2. The second channel is again converted and its result placed in ADxDAT3. An interrupt is generated, if enabled, after every set of four conversions (two conversions per channel).

9.4.6 Single step mode

This special mode allows 'single-stepping' in an auto scan conversion mode. Any combination of the four input channels can be selected for conversion. After each channel is converted, an interrupt is generated, if enabled, and the A/D waits for the next start condition. May be used with any of the start modes.

9.5 Conversion start modes

9.5.1 Timer triggered start

An A/D conversion is started by the overflow of Timer 0. Once a conversion has started, additional Timer 0 triggers are ignored until the conversion has completed. The Timer triggered start mode is available in all A/D operating modes.

9.5.2 Start immediately

Programming this mode immediately starts a conversion. This start mode is available in all A/D operating modes.

11.1 I_{OH} as a function of V_{OH}




Table 12. Dynamic characteristics (12 MHz) ...continued $V_{DD} = 2.4\text{ V to } 3.6\text{ V unless otherwise specified.}$ $T_{amb} = -40\text{ }^{\circ}\text{C to } +85\text{ }^{\circ}\text{C for industrial, } -40\text{ }^{\circ}\text{C to } +125\text{ }^{\circ}\text{C for extended, unless otherwise specified.}[1][2]$

| Symbol | Parameter | Conditions | Variable clock | | $f_{osc} = 12\text{ MHz}$ | | Unit |
|--------------|---|---------------------------|------------------|------|---------------------------|------|------|
| | | | Min | Max | Min | Max | |
| t_{SPILAG} | SPI enable lag time | see Figure 29, 30 | | | | | |
| | slave | | 250 | - | 250 | - | ns |
| t_{SPICLK} | SPICLK HIGH time | see Figure 26, 28, 29, 30 | | | | | |
| | master | | $\frac{2}{CCLK}$ | - | 165 | - | ns |
| | slave | | $\frac{3}{CCLK}$ | - | 250 | - | ns |
| t_{SPICLK} | SPICLK LOW time | see Figure 26, 28, 29, 30 | | | | | |
| | master | | $\frac{2}{CCLK}$ | - | 165 | - | ns |
| | slave | | $\frac{3}{CCLK}$ | - | 250 | - | ns |
| t_{SPIDSU} | SPI data set-up time | see Figure 26, 28, 29, 30 | | | | | |
| | master or slave | | 100 | - | 100 | - | ns |
| t_{SPIDH} | SPI data hold time | see Figure 26, 28, 29, 30 | | | | | |
| | master or slave | | 100 | - | 100 | - | ns |
| t_{SPIA} | SPI access time | see Figure 29, 30 | | | | | |
| | slave | | 0 | 120 | 0 | 120 | ns |
| t_{SPIDIS} | SPI disable time | see Figure 29, 30 | | | | | |
| | slave | | 0 | 240 | - | 240 | ns |
| t_{SPIDV} | SPI enable to output data valid time | see Figure 26, 28, 29, 30 | | | | | |
| | slave | | - | 240 | - | 240 | ns |
| | master | | - | 167 | - | 167 | ns |
| t_{SPIOH} | SPI output data hold time | see Figure 26, 28, 29, 30 | | | | | |
| | | | 0 | - | 0 | - | ns |
| t_{SPIR} | SPI rise time | see Figure 26, 28, 29, 30 | | | | | |
| | SPI outputs (SPICLK, MOSI, MISO) | | - | 100 | - | 100 | ns |
| | SPI inputs (SPICLK, MOSI, MISO, \overline{SS}) | | - | 2000 | - | 2000 | ns |
| t_{SPIF} | SPI fall time | see Figure 26, 28, 29, 30 | | | | | |
| | SPI outputs (SPICLK, MOSI, MISO) | | - | 100 | - | 100 | ns |
| | SPI inputs (SPICLK, MOSI, MISO, \overline{SS}) | | - | 2000 | - | 2000 | ns |

[1] Parameters are valid over ambient temperature range unless otherwise specified.

[2] Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

Table 13. Dynamic characteristics (18 MHz) $V_{DD} = 3.0\text{ V to }3.6\text{ V unless otherwise specified.}$ $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C for industrial, }-40\text{ }^{\circ}\text{C to }+125\text{ }^{\circ}\text{C for extended, unless otherwise specified. [1][2]}$

| Symbol | Parameter | Conditions | Variable clock | | f _{osc} = 18 MHz | | Unit |
|------------------------------|---|---------------------------------------|--|--|---------------------------|-------|------|
| | | | Min | Max | Min | Max | |
| f _{osc(RC)} | internal RC oscillator frequency | | 7.189 | 7.557 | 7.189 | 7.557 | MHz |
| f _{osc(WD)} | internal watchdog oscillator frequency | | 320 | 520 | 320 | 520 | kHz |
| f _{osc} | oscillator frequency | | 0 | 18 | - | - | MHz |
| T _{cy(CLK)} | clock cycle | see Figure 27 | 55 | - | - | - | ns |
| f _{CLKLP} | low-power select clock frequency | | 0 | 8 | - | - | MHz |
| Glitch filter | | | | | | | |
| t _{gr} | glitch rejection time | P1.5/ \overline{RST} pin | - | 50 | - | 50 | ns |
| | | any pin except P1.5/ \overline{RST} | - | 15 | - | 15 | ns |
| t _{sa} | signal acceptance time | P1.5/ \overline{RST} pin | 125 | - | 125 | - | ns |
| | | any pin except P1.5/ \overline{RST} | 50 | - | 50 | - | ns |
| External clock | | | | | | | |
| t _{CHCX} | clock HIGH time | see Figure 27 | 22 | T _{cy(CLK)} – t _{CLCX} | 22 | - | ns |
| t _{CLCX} | clock LOW time | see Figure 27 | 22 | T _{cy(CLK)} – t _{CHCX} | 22 | - | ns |
| t _{CLCH} | clock rise time | see Figure 27 | - | 5 | - | 5 | ns |
| t _{CHCL} | clock fall time | see Figure 27 | - | 5 | - | 5 | ns |
| Shift register (UART mode 0) | | | | | | | |
| T _{XLXL} | serial port clock cycle time | see Figure 25 | 16T _{cy(CLK)} | - | 888 | - | ns |
| t _{QVXH} | output data set-up to clock rising edge time | see Figure 25 | 13T _{cy(CLK)} | - | 722 | - | ns |
| t _{XHQX} | output data hold after clock rising edge time | see Figure 25 | - | T _{cy(CLK)} + 20 | - | 75 | ns |
| t _{XHDX} | input data hold after clock rising edge time | see Figure 25 | - | 0 | - | 0 | ns |
| t _{XHDV} | input data valid to clock rising edge time | see Figure 25 | 150 | - | 150 | - | ns |
| SPI interface | | | | | | | |
| f _{SPI} | SPI operating frequency | | | | | | |
| | slave | | 0 | CCLK _{/6} | 0 | 3.0 | MHz |
| | master | | - | CCLK _{/4} | - | 4.5 | MHz |
| T _{SPICYC} | SPI cycle time | | see Figure 26 , 28 , 29 , 30 | | | | |
| | slave | | ⁶ / _{CCLK} | - | 333 | - | ns |
| | master | | ⁴ / _{CCLK} | - | 222 | - | ns |
| t _{SPILEAD} | SPI enable lead time | | see Figure 29 , 30 | | | | |
| | slave | | 250 | - | 250 | - | ns |
| t _{SPILAG} | SPI enable lag time | | see Figure 29 , 30 | | | | |
| | slave | | 250 | - | 250 | - | ns |

12.1 Waveforms




Fig 25. Shift register mode timing




Fig 26. SPI master timing (CPHA = 0)




Fig 27. External clock timing (with an amplitude of at least $V_{i(RMS)} = 200$ mV)