

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, SIO, UART/USART
Peripherals	Power-Fail Reset, WDT
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ds80c320-mcl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 1. Block Diagram



PIN DESCRIPTION

	PIN				
DIP	PLCC	TQFP	NAME	FUNCTION	
40	44	38	V _{CC}	+5V (+3V for DS80C323)	
20	22, 23	16, 17	GND	Digital Circuit Ground	
9	10	4	RST	Reset Input. The RST input pin contains a Schmitt voltage input to recognize external active-high reset inputs. The pin also employs an internal pulldown resistor to allow for a combination of wired OR external reset sources. An RC is <i>not</i> required for power-up, as the device provides this function internally.	
18	20	14	XTAL2	Crystal Oscillator Pins. XTAL1 and XTAL2 provide support for parallel-resonant, AT-cut crystals. XTAL1 acts also as an input in the	
19	21	15	XTAL1	event that an external clock source is used in place of a crystal. XTAL2 serves as the output of the crystal amplifier.	
29	32	26	PSEN	Program Store-Enable Output, Active Low. This signal is commonly connected to external ROM memory as a chip enable. PSEN provides an active-low pulse width of 2.25 XTAL1 cycles with a period of four XTAL1 cycles. PSEN is driven high when data memory (RAM) is being accessed through the bus and during a reset condition.	

	PIN												
DIP	PLCC	TQFP	NAME				F	UNCTION					
30	33	27	ALE	the ext signal family and a j	ternal ac is comm transpa period o	ldress La nonly co rent latc	SB from to onnected to h. ALE h TAL1 cy	the multiplexed to the latch enables as a pulse width	tions as a clock to latch address/data bus. This ble of an external 373 h of 1.5 XTAL1 cycles reed high when the				
39	43	37	AD0	D	T	0-44	D	41	d - ddu / d- t- h				
38	42	36	AD1		· -	-			d address/data bus.				
37	41	35	AD2						a memory address is				
36	40	34	AD3						to a bidirectional data l read/write external				
35	39	33	AD4						o true port latch and				
34	38	32	AD5		•		L		et condition of Port 0 is				
33	37	31	AD6				ors are ne						
32	36	30	AD7	ingii. i	to pund	ip resiste	JIS die ne	eucu.					
				Interru all bits condit writes a 0 to a remain the por follow driver	opts, and s at logic ion also to the p any port as on un rt has be red by a turns of	I new Se 1. In the serves a ort will pin, the til either ten at 0 weaker f, the po	rial Port is state, a as an inpu overcome e device w a 1 is wr will cause sustaining ort once a hate mode	1. The reset com a weak pullup he at mode, since as the weak pullu vill activate a str itten or a reset of a strong transi g pullup. Once the gain becomes the s of Port 1 are of	D, new External dition of Port 1 is with olds the port high. This ny external circuit that up. When software writes rong pulldown that occurs. Writing a 1 after tion driver to turn on, the momentary strong ne output high (and outlined as follows:				
1-8	2–9	40–44, 1–3	P1.0–P1.7	DIP	PLCC 2	TQFP 40	PORT P1.0	ALTERNATE T2	FUNCTION External I/O for				
								2	3	40	P1.1	T2EX	Timer/Counter 2 Timer/Counter 2 Capture/Reload Trigger
				3	4	42	P1.2	RXD1	Serial Port 1 Input				
				4	5	43	P1.3	TXD1	Serial Port 1 Output				
				5	6	44	P1.4	INT2	External Interrupt 2 (Positive-Edge Detect)				
				6	7	1	P1.5	ĪNT3	External Interrupt 3 (Negative-Edge Detect)				
				7	8	2	P1.6	INT4	External Interrupt 4 (Positive-Edge Detect)				
				8	9	3	P1.7	INT5	External Interrupt 5 (Negative-Edge Detect)				

PIN DESCRIPTION (continued)

PIN DESCRIPTION (continued)

	PIN		NAME	AME FUNCTION								
DIP	PLCC	TQFP					I					
21	24	18	A8 (P2.0)						or external addressing.			
22	25	19	A9 (P2.1)		P2.7 is A15 and P2.0 is A8. The device will automatically place the							
23	26	20	A10 (P2.2)						and RAM access.			
24	27	21	A11 (P2.3)		•				nary I/O port, the value			
25	28	22	A12 (P2.4)						on the pins (due to			
26 27	29	23	A13 (P2.5)						t in software is only MOVX @Ri, A. These			
27	30 31	24 25	A14 (P2.6) A15 (P2.7)	instrue MSB. addres	ctions us In this ss inforr	se the P case, th nation.	Port 2 int e Port 2	ernal latch to su latch value will	ipply the external address be supplied as the			
				I/O por Serial condit pullup mode, the we will ac writte cause sustain port o	ort and a Port 0, tion of F b holds t since a eak pull ctivate a n or a re a strong ning pul nce agai	In altern Timer (Port 3 is he port ny exte up. Who strong eset occ g transit llup. On in becom	hate func 0 & 1 Ing with all high. Th rnal circ en softw pulldow urs. Wri ion drive nce the m mes both	tional interface puts, \overline{RD} and \overline{W} bits at logic 1. his condition als uit that writes to are writes a 0 to m that remains ting a 1 after th er to turn on, fo nomentary stron	oth an 8-bit, bidirectional for External Interrupts, \overline{R} strobes. The reset In this state, a weak so serves as an input to the port will overcome to any port pin, the device on until either a 1 is e port has been at 0 will llowed by a weaker and driver turns off, the h and input state. The			
10 17	11, 13–	5 7 12	P3.0–P3.7	DIP	PIN PLCC	TQFP	PORT	ALTERNATE	MODE			
10–17	19	5, 7–13		P3.0-P3.7	r 3.0-r 3.7	P3.0–P3.7	10	11	5	P3.0	RXD0	Serial Port 0 Input
					11	13	7	P3.1	TXD0	Serial Port 0 Output		
							12	14	8	P3.2	ĪNT0	External Interrupt 0
						13	15	9	P3.3	INT1	External Interrupt 1	
				14	16	10	P3.4	Т0	Timer 0 External Input			
				15	17	11	P3.5	T1	Timer 1 External Input			
				16	18	12	P3.6	WR	External Data Memory Write Strobe			
				17	19	13	P3.7	RD	External Data Memory Read Strobe			
31	35	29	ĒĀ	External Access, Active-Low Input. This pin must be connected to ground for proper operation.								
	12, 34, 1*	6, 28, 39*	N.C.	They	are rese	rved for	r use wit		uld not be connected. s in this family. n future products.			




Figure 2. Comparative Timing of the DS80C320/DS80C323 and 80C32

HIGH-SPEED OPERATION

The DS80C320/DS80C323 are built around a high-speed, 80C32-compatible core. Higher speed comes not just from increasing the clock frequency but also from a newer, more efficient design.

In this updated core, dummy memory cycles have been eliminated. In a conventional 80C32, machine cycles are generated by dividing the clock frequency by 12. In the DS80C320/DS80C323, the same machine cycle is performed in 4 clocks. Thus the fastest instruction, one machine cycle, is executed three times faster for the same crystal frequency. Note that these are identical instructions. Figure 2 shows a comparison of the timing differences. The majority of instructions will see the full 3-to-1 speed improvement. Some instructions will get between 1.5X and 2.4X improvement. Note that all instructions are faster than the original 80C51. Table 1 shows a summary of the instruction set, including the speed.

The numerical average of all op codes is approximately a 2.5-to-1 speed improvement. Individual programs are affected differently, depending on the actual instructions used. Speed-sensitive applications would make the most use of instructions that are three times faster. However, the sheer number of 3-to-1 improved op codes makes dramatic speed improvements likely for any code. The Dual Data Pointer feature also allows the user to eliminate wasted instructions when moving blocks of memory.

INSTRUCTION SET SUMMARY

All instructions in the DS80C320/DS80C323 perform the same functions as their 80C32 counterparts. Their effect on bits, flags, and other status functions is identical. However, the timing of each instruction is different. This applies both in absolute and relative number of clocks.

For absolute timing of real-time events, the timing of software loops will need to be calculated using the Table 1. However, counter/timers default to run at the older 12 clocks per increment. Therefore, while software runs at higher speed, timer-based events need no modification to operate as before. Timers can be set to run at 4 clocks per increment cycle to take advantage of higher speed operation.

The relative time of two instructions might be different in the new architecture than it was previously. For example, in the original architecture, the "MOVX A, @DPTR" instruction and the "MOV direct, direct" instruction used two machine cycles or 24 oscillator cycles. Therefore, they required the same amount of time. In the DS80C320/DS80C323, the MOVX instruction can be done in two machine cycles or eight oscillator cycles, but the "MOV direct, direct" uses three machine cycles or 12 oscillator cycles. While both are faster than their original counterparts, they now have different execution times from each other. This is because in most cases, the DS80C320/DS80C323 use one cycle for each byte. The user concerned with precise program timing should examine the timing of each instruction for familiarity with the changes. Note that a machine cycle now requires just four clocks, and provides one ALE pulse per cycle. Many instructions require only one cycle, but some require five. In the original architecture, all were one or two cycles except for MUL and DIV.

Table 1. Instruction Set Summary

SYMBOL	FUNCTION	
А	Accumulator	
Rn	Register R7 to R0	
direct	Internal Register Address	
@Ri	Internal Register pointed to by R0 or R1 (except MOVX)	
rel	Two's Complement Offset Byte	

SYMBOL	FUNCTION
bit	direct bit-address
#data	8-bit constant
#data 16	16-bit constant
addr 16	16-bit destination address
addr 11	11-bit destination address

INSTRUCTION	BYTE	OSCILLATOR CYCLES	INSTRUCTION	BYTE	OSCILLATOR CYCLES	
ARITHMATIC INSTRUCTIONS						
ADD A, Rn	1	4	INC A	1	4	
ADD A, direct	2	8	INC Rn	1	4	
ADD A, @Ri	1	4	INC direct	2	8	
ADD A, #data	2	8	INC @Ri	1	4	
ADDC A, Rn	1	4	INC DPTR	1	12	
ADDC A, direct	2	8	DEC A	1	4	
ADDC A, @Ri	1	4	DEC Rn	1	4	
ADDC A, #data	2	8	DEC direct	2	8	
SUBB A, Rn	1	4	DEC @Ri	1	4	
SUBB A, direct	2	8	MUL AB	1	20	
SUBB A, @Ri	1	4	DIV AB	1	20	
SUBB A, #data	2	8	DA A	1	4	
LOGICAL INSTRUCT	IONS					
ANL A, Rn	1	4	XRL A, Rn	1	4	
ANL A, direct	2	8	XRL A, direct	2	8	
ANL A, @Ri	1	4	XRL A, @Ri	1	4	
ANL A, #data	2	8	XRL A, #data	2	8	
ANL direct, A	2	8	XRL direct, A	2	8	
ANL direct, #data	3	12	XRL direct, #data	3	12	
ORL A, Rn	1	4	CLR A	1	4	
ORL A, direct	2	8	CPL A	1	4	
ORL A, @Ri	1	4	RL A	1	4	
ORL A, #data	2	8	RLC A	1	4	
ORL direct, A	2	8	RR A	1	4	
ORL direct, #data	3	12	RRC A	1	4	

INSTRUCTION	BYTE	OSCILLATOR CYCLES	INSTRUCTION	BYTE	OSCILLATOR CYCLES	
DATA TRANSFER INSTRUCTIONS						
MOV A, Rn	1	4	MOVC A, @A+DPTR	1	12	
MOV A, direct	2	8	MOVC A, @A+PC	1	12	
MOV A, @Ri	1	4	MOVX A, @Ri	1	8-36*	
MOV A, #data	2	8	MOVX A, @DPTR	1	8-36*	
MOV Rn, A	1	4	MOVX @Ri, A	1	8-36*	
MOV Rn, direct	2	8	MOVX @DPTR, A	1	8-36*	
MOV Rn, #data	2	8	PUSH direct	2	8	
MOV direct, A	2	8	POP direct	2	8	
MOV direct, Rn	2	8	XCH A, Rn	1	4	
MOV direct1, direct2	3	12	XCH A, direct	2	8	
MOV direct, @Ri	2	8	XCH A, @Ri	1	4	
MOV direct, #data	3	12	XCHD A, @Ri	1	4	
MOV @Ri, A	1	4	Ŭ			
MOV @Ri, direct	2	8				
MOV @Ri, #data	2	8				
MOV DPTR, #data 16	3	12				
BIT MANIPULATION	INSTRU	CTIONS				
CLR C	1	4	ANL C, bit	2	8	
CLR bit	2	8	ANL C, bit	2	8	
SETB C	1	4	ORL C, bit	2	8	
SETB bit	2	8	ORL C, bit	2	8	
CPL C	1	4	MOV C, bit	2	8	
CPL bit	2	8	MOV bit, C	2	8	
PROGRAM BRANCHI	NG INST	RUCTIONS	,			
ACALL addr 11	2	12	CJNE A, direct, rel	3	16	
LCALL addr 16	3	16	CJNE A, #data, rel	3	16	
RET	1	16	CJNE Rn, #data, rel	3	16	
RETI	1	16	CJNE Ri, #data, rel	3	16	
AJMP addr 11	2	12	NOP	1	4	
LJMP addr 16	3	16	JC rel	2	12	
SJMP rel	2	12	JNC rel	2	12	
JMP @A+DPTR	1	12	JB bit, rel	3	16	
JZ rel	2	12	JNB bit, rel	3	16	
JNZ rel	2	12	JBC bit, rel	3	16	
DJNZ Rn, rel	2	12		-		
DJNZ direct, rel	3	16				

Table 1. Instruction Set Summary (continued)

*User selectable.

Table 1 shows the speed for each class of instruction. Note that many of the instructions have multiple op codes. There are 255 op codes for 111 instructions. Of the 255 op codes, 159 are three times faster than the original 80C32. While a system that emphasizes those instructions will see the most improvement, the large total number that receive a 3 to 1 improvement assure a dramatic speed increase for any system. The speed improvement summary is provided below.

#OP CODES	SPEED IMPROVEMENT
159	3.0 x
51	1.5 x
43	2.0 x
2	2.4 x
255	Average: 2.5

SPEED ADVANTAGE SUMMARY

MEMORY ACCESS

The DS80C320/DS80C323 do not contain on-chip ROM and 256 bytes of scratchpad RAM. Off-chip memory is accessed using the multiplexed address/data bus on P0 and the MSB address on P2. Figure 3 shows a typical memory connection. Timing diagrams are provided in the *Electrical Specifications* section. Program memory (ROM) is accessed at a fixed rate determined by the crystal frequency and the actual instructions. As previously mentioned, an instruction cycle requires 4 clocks. Data memory (RAM) is accessed according to a variable-speed MOVX instruction as described below.




Figure 3. Typical Memory Connection

64-Byte Block Move with Dual Data Pointer

; SH and SL are high and low byte source address. ; DH and DL are high and low byte of destination address. ; DPS is the data pointer select. Reset condition is DPS=0, DPTR0 is selected. # CYCLES ; TELL ASSEMBLER ABOUT DPS EQU DPS. #86h R5, #64 DPTR, #DHDL ; NUMBER OF BYTES TO MOVE MOV 2 MOV ; LOAD DESTINATION ADDRESS 3 ; CHANGE ACTIVE DPTR INC DPS 2 DPTR, #SHSL ; LOAD SOURCE ADDRESS MOV 2 MOVE: ; THIS LOOP IS PERFORMED THE NUMBER OF TIMES LOADED INTO R5, IN THIS EXAMPLE 64 MOVX A, @DPTR ; READ SOURCE DATA BYTE 2 DPS ; CHANGE DPTR TO DESTINATION 2 INC @DPTR, A ; WRITE DATA TO DESTINATION MOVX 2 ; NEXT DESTINATION ADDRESS INC DPTR 3 ; CHANGE DATA POINTER TO SOURCE INC DPS 2 ; NEXT SOURCE ADDRESS DPTR INC 3 R5, MOVE ; FINISHED WITH TABLE? 3 DJNZ

PERIPHERAL OVERVIEW

Peripherals in the DS80C320/DS80C323 are accessed using the SFRs. The devices provide several of the most commonly needed peripheral functions in microcomputer-based systems. These functions are new to the 80C32 family and include a second serial port, power-fail reset, power-fail interrupt, and a programmable watchdog timer. These are briefly described in the following paragraphs. More details are available in the *High-Speed Microcontroller User's Guide*.

SERIAL PORTS

The DS80C320/DS80C323 provide a serial port (UART) that is identical to the 80C32. Many applications require serial communication with multiple devices. Therefore, a second hardware serial port is provided that is a full duplicate of the standard one. It optionally uses pins P1.2 (RXD1) and P1.3 (TXD1). This port has duplicate control functions included in new SFR locations. The second serial port operates in a comparable manner with the first. Both can operate simultaneously but can be at different baud rates.

The second serial port has similar control registers (SCON1 at C0h, SBUF1 at C1h) to the original. One difference is that for timer-based baud rates, the original serial port can use Timer 1 or Timer 2 to generate baud rates. This is selected via SFR bits. The new serial port can only use Timer 1.

TIMER-RATE CONTROL

One important difference exists between the DS80C320/DS80C323 and 80C32 regarding timers. The original 80C32 used a 12 clock-per-cycle scheme for timers and consequently for some serial baud rates (depending on the mode). The DS80C320/DS80C323 architecture normally runs using 4 clocks per cycle. However, in the area of timers, it will default to a 12 clock-per-cycle scheme on a reset. This allows existing code with real-time dependencies such as baud rates to operate properly. If an application needs higher speed timers or serial baud rates, the timers can be set to run at the 4-clock rate.

The Clock Control register (CKCON - 8Eh) determines these timer speeds. When the relevant CKCON bit is a logic 1, the device uses 4 clocks per cycle to generate timer speeds. When the control bit is set to a 0, the device uses 12 clocks for timer speeds. The reset condition is a 0. CKCON.5 selects the speed of Timer 2. CKCON.4 selects Timer 1 and CKCON.3 selects Timer 0. Note that unless a user desires very fast timing, it is unnecessary to alter these bits. Note that the timer controls are independent.

POWER-FAIL RESET

The DS80C320/DS80C323 incorporate a precision bandgap voltage reference to determine when V_{CC} is out of tolerance. While powering up, internal circuits will hold the device in a reset state until V_{CC} rises above the V_{RST} reset threshold. Once V_{CC} is above this level, the oscillator will begin running. An internal reset circuit will then count 65,536 clocks to allow time for power and the oscillator to stabilize. The microcontroller will then exit the reset condition. No external components are needed to generate a power on reset. During power-down or during a severe power glitch, as V_{CC} falls below V_{RST} , the microcontroller will also generate its own reset. It will hold the reset condition as long as power remains below the threshold. This reset will occur automatically, needing no action from the user or from the software. See the *Electrical Specifications* section for the exact value of V_{RST} .

POWER-FAIL INTERRUPT

The same reference that generates a precision reset threshold can also generate an optional early warning Power-fail Interrupt (PFI). When enabled by the application software, this interrupt always has the highest priority. On detecting that the V_{CC} has dropped below V_{PFW} and that the PFI is enabled, the processor will vector to ROM address 0033h. The PFI enable is located in the Watchdog Control SFR (WDCON to D8h). Setting WDCON.5 to logic 1 will enable the PFI. The application software can also read a flag at WDCON.4. This bit is set when a PFI condition has occurred. The flag is independent of the interrupt enable and software must manually clear it.

WATCHDOG TIMER

For applications that cannot afford to run out of control, the DS80C320/DS80C323 incorporate a programmable watchdog timer circuit. The watchdog timer circuit resets the microcontroller if software fails to reset the watchdog before the selected time interval has elapsed. The user selects one of four timeout values. After enabling the watchdog, software must reset the timer prior to expiration of the interval, or the CPU will be reset. Both the Watchdog Enable and the Watchdog Reset bits are protected by a "Timed Access" circuit. This prevents accidentally clearing the watchdog. Timeout values are precise since they are related to the crystal frequency as shown in Table 3. For reference, the time periods at 25MHz are also shown.

The watchdog timer also provides a useful option for systems that may not require a reset. If enabled, then 512 clocks before giving a reset, the watchdog will give an interrupt. The interrupt can also serve as a convenient time-base generator, or be used to wake-up the processor from Idle mode. The watchdog function is controlled in the Clock Control (CKCON to 8Eh), Watchdog Control (WDCON to D8h), and Extended Interrupt Enable (EIE to E8h) SFRs. CKCON.7 and CKCON.6 are called WD1 and WD0, respectively, and are used to select the watchdog timeout period as shown in Table 3.

WD1	WD0	INTERRUPT TIMEOUT	TIME (at 25MHz)	RESET TIMEOUT	TIME (at 25MHz)
0	0	2 ¹⁷ clocks	5.243ms	$2^{17} + 512$ clocks	5.263ms
0	1	2 ²⁰ clocks	41.94ms	$2^{20} + 512$ clocks	41.96ms
1	0	2 ²³ clocks	335.54ms	$2^{23} + 512$ clocks	335.56ms
1	1	2 ²⁶ clocks	2684.35ms	$2^{26} + 512$ clocks	2684.38ms

 Table 3. Watchdog Timeout Values

As Table 3 shows, the watchdog timer uses the crystal frequency as a time base. A user selects one of four counter values to determine the timeout. These clock counter lengths are $2^{17} = 131,072$ clocks; $2^{20} = 1,048,576$; $2^{23} = 8,388,608$ clocks; or $2^{26} = 67,108,864$ clocks. The times shown in Table 4 are with

POWER MANAGEMENT

The DS80C320/DS80C323 provide the standard Idle and power-down (Stop) modes that are available on the standard 80C32. However, the device has enhancements that make these modes more useful, and allow more power saving.

The Idle mode is invoked by setting the LSB of the Power Control register (PCON to 87h). Idle will leave internal clocks, serial port and timer running. No memory access will be performed so power is dramatically reduced. Since clocks are running, the Idle power consumption is related to crystal frequency. It should be approximately one-half the operational power. The CPU can exit the Idle state with any interrupt or a reset.

The power-down or Stop mode is invoked by setting the PCON.1 bit. Stop mode is a lower power state than Idle since it turns off all internal clocking. The I_{CC} of a standard Stop mode is approximately 1 μ A but is specified in the *Electrical Specifications* section. The CPU will exit Stop mode from an external interrupt or a reset condition.

Note that internally generated interrupts (timer, serial port, watchdog) are not useful in Idle or Stop since they require clocking activity.

IDLE MODE ENHANCEMENTS

A simple enhancement to Idle mode makes it substantially more useful. The innovation involves not the Idle mode itself, but the watchdog timer. As mentioned above, the Watchdog Timer provides an optional interrupt capability. This interrupt can provide a periodic interval timer to bring the DS80C320/DS80C323 out of Idle mode. This can be useful even if the Watchdog is not normally used. By enabling the Watchdog Timer and its interrupt prior to invoking Idle, a user can periodically come out of Idle perform an operation, then return to Idle until the next operation. This will lower the overall power consumption. When using the Watchdog Interrupt to cancel the Idle state, make sure to restart the Watchdog Timer or it will cause a reset.

STOP MODE ENHANCEMENTS

The DS80C320/DS80C323 provide two enhancements to the Stop mode. As documented above, the device provides a bandgap reference to determine Power-fail Interrupt and Reset thresholds. The default state is that the bandgap reference is off when Stop mode is invoked. This allows the extremely low power state mentioned above. A user can optionally choose to have the bandgap enabled during Stop mode. This means that PFI and power-fail reset will be activated and are valid means for leaving Stop mode.

In Stop mode with the bandgap on, I_{CC} will be approximately 50µA compared with 1µA with the bandgap off. If a user does not require a Power-fail Reset or Interrupt while in Stop mode, the bandgap can remain turned off. Note that only the most power sensitive applications should turn off the bandgap, as this results in an uncontrolled power-down condition.

The control of the bandgap reference is located in the Extended Interrupt Flag register (EXIF to 91h). Setting BGS (EXIF.0) to a 1 will leave the bandgap reference enabled during Stop mode. The default or reset condition is with the bit at a logic 0. This results in the bandgap being turned off during Stop mode. Note that this bit has no control of the reference during full power or Idle modes. Be aware that the DS80C320 and DS80C323 require that the reset watchdog timer bit (RWT;WDCON.0) be set




Figure 4. Ring Oscillator Startup

TIMED ACCESS PROTECTION

Selected SFR bits are critical to operation, making it desirable to protect against an accidental write operation. The Timed Access procedure prevents an errant CPU from accidentally altering a bit that would cause difficulty. The Timed Access procedure requires that the write of a protected bit be preceded by the following instructions:

MOV	0C7h, #0AAh
MOV	0C7h, #55h

By writing an AAh followed by a 55h to the Timed Access register (location C7h), the hardware opens a three-cycle window that allows software to modify one of the protected bits. If the instruction that seeks to modify the protected bit is not immediately proceeded by these instructions, the write will not take effect. The protected bits are:

EXIF.0	BGS Bandgap Select
WDCON.6	POR Power-on Reset flag
WDCON.1	EWT Enable Watchdog
WDCON.0	RWT Reset Watchdog
WDCON.3	WDIF Watchdog Interrupt Flag

SPECIAL-FUNCTION REGISTERS

Most special features of the DS80C320/DS80C323 or 80C32 are controlled by bits in the SFRs, allowing the devices to add many features but use the same instruction set. When writing software to use a new feature, the SFR must be defined to an assembler or compiler using an equate statement. This is the only change needed to access the new function. The DS80C320/DS80C323 duplicate the SFRs that are contained in the standard 80C32. Table 5 shows the register addresses and bit locations. Many are standard 80C32 registers. The *High-Speed Microcontroller User's Guide* describes all SFRs.

REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	ADDRESS
SP									81h
DPL									82h
DPH									83h
DPL1									84h
DPH1									85h
DPS	0	0	0	0	0	0	0	SEL	86h
PCON	SMOD_0	SMOD0			GF1	GF0	STOP	IDLE	87h
TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	88h
TMOD	GATE	C/\overline{T}	M1	M0	GATE	C/\overline{T}	M1	M0	89h
TL0									8Ah
TL1									8Bh
TH0									8Ch
TH1									8Dh
CKCON	WD1	WD0	T2M	T1M	TOM	MD2	MD1	MD0	8Eh
P1	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	90h
EXIF	IE5	IE4	IE3	IE2	_	RGMD	RGSL	BGS	91h
SCON0	SM0/FE_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	98h
SBUF0									99h
P2	P2.0	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0	A0h
IE	EA	ES1	ET2	ES0	ET1	EX1	ET0	EX0	A8h
SADDR0									A9h
SADDR1									AAh
P3	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	B0h
IP	—	PS1	PT2	PS0	PT1	PX1	PT0	PX0	B8h
SADEN0									B9h
SADEN1									BAh
SCON1	SM0/FE_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI0	C0h
SBUF1									C1h
STATUS	PIP	HIP	LIP	1	1	1	1	1	C5h
ТА									C7h
T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	$C/\overline{T2}$	CP/RL2	C8h
T2MOD	—		—		—		T2OE	DCEN	C9h
RCAP2L									CAh
RCAP2H									CBh
TL2									CCh
TH2									CDh
PSW	CY	AC	F0	RS1	RS0	OV	FL	Р	D0h
WDCON	SMOD_1	POR	EPFI	PFI	WDIF	WTRF	EWT	RWT	D8h
ACC									E0h
EIE		—	—	EWDI	EX5	EX4	EX3	EX2	E8h
B							Dree		F0h
EIP		—		PWDI	PX5	PX4	PX3	PX2	F8h

Table 5. Special-Function Register Locations

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	0.3V to (V _{CC} + 0.5V)
Voltage Range on V _{CC} Relative to Ground	0.3V to +6.0V
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Soldering Temperature	See IPC/JEDEC J-STD-020 Specification

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DC ELECTRICAL CHARACTERISTICS—DS80C320

 $(V_{CC} = 4.5V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Operating Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Power-Fail Warning Voltage	V_{PFW}	4.25	4.38	4.55	V	1
Minimum Operating Voltage	V _{RST}	4.0	4.1	4.25	V	1, 12
Supply Current Active Mode at 25MHz	I _{CC}		30	45	mA	2
Supply Current Idle Mode at 25MHz	I _{IDLE}		15	25	mA	3
Supply Current Active Mode at 33MHz	I _{CC}		35		mA	2
Supply Current Idle Mode at 33MHz	I _{IDLE}		20		mA	3
Supply Current Stop Mode, Bandgap Reference Disabled	I _{STOP}		0.01	1	μΑ	4
Supply Current Stop Mode, Bandgap Reference Enabled	I _{SPBG}		50	80	μΑ	4, 10
Input Low Level	V _{IL}	-0.3		+0.8	V	1
Input High Level (Except XTAL1 and RST)	$V_{\rm IH1}$	2.0		$V_{CC} + 0.3$	V	1
Input High Level XTAL1 and RST	$V_{\rm IH2}$	3.5		$V_{CC} + 0.3$	V	1
Output-Low Voltage Ports 1, 3 at $I_{OL} = 1.6mA$	V_{OL1}			0.45	V	1
Output-Low Voltage Ports 0, 2, ALE, \overline{PSEN} at $I_{OL} = 3.2mA$	V _{OL2}			0.45	V	1, 5
Output-High Voltage Ports 1, 3, ALE, $\overline{\text{PSEN}}$ at $I_{OH} = -50 \mu A$	V _{OH1}	2.4			V	1,6
Output High Voltage Ports 1, 3 at $I_{OH} = -1.5$ mA	V _{OH2}	2.4			V	1, 7
Output-High Voltage Ports 0, 2, ALE, \overrightarrow{PSEN} at $I_{OH} = -8mA$	V _{OH3}	2.4			V	1, 5
Input Low Current Ports 1, 3 at 0.45V	I _{IL}			-55	μA	11
Transition Current from 1 to 0 Ports 1, 3 at 2V	I _{TL}			-650	μΑ	8
Input Leakage Port 0, Bus Mode	IL	-300		+300	μΑ	9
RST Pulldown Resistance	R _{RST}	50		170	kΩ	

PARAMETER	SYMBOL	VARIAB	LE CLOCK	UNITS	STRETCH
		MIN	MAX	UNITS ns ns </th <th></th>	
\overline{RD} Pulse Width	t _{RLRH}	2t _{CLCL} -11		ns	t _{MCS} =0
	•RLRH	t _{MCS} -11		115	$t_{MCS} > 0$
WR Pulse Width	t_{WLWH}	$2t_{CLCL}-11$		ns	t _{MCS} =0
	•wLwH	t _{MCS} -11		ns ns ns ns ns ns ns ns ns ns ns ns ns n	$t_{MCS} > 0$
\overline{RD} Low to Valid Data In	t _{RLDV}		2t _{CLCL} -25	ns	t _{MCS} =0
			t _{MCS} -25		t _{MCS} >0
Data Hold After Read	t_{RHDX}	0	_	ns	
Data Float After Read	t _{RHDZ}		t _{CLCL} -5	ns	t _{MCS} =0
	MIDE		2t _{CLCL} -5		$t_{MCS} > 0$
ALE Low to Valid Data In	t _{LLDV}		$2.5t_{\text{CLCL}}$ -27	ns	t _{MCS} =0
			$1.5t_{\text{CLCL}}-28+t_{\text{MCS}}$		$t_{MCS} > 0$
Port 0 Address to Valid Data	t_{AVDV1}		3t _{CLCL} -27	ns	t _{MCS} =0
In			$2t_{\text{CLCL}}$ -31+ t_{MCS}		t _{MCS} >0
Port 2 Address to Valid Data	t_{AVDV2}		3.5t _{CLCL} -32	ns	t _{MCS} =0
In			$2.5t_{CLCL}$ -34+ t_{MCS}		t _{MCS} >0
ALE Low to \overline{RD} or \overline{WR} Low	t_{LLWL}	0.5t _{CLCL} -8	$0.5t_{\text{CLCL}}+6$	ns ns ns ns ns ns ns ns ns ns ns ns ns n	t _{MCS} =0
	-LL WL	$1.5t_{\text{CLCL}}$ -7	$1.5t_{CLCL}+8$		$t_{MCS} > 0$
Port 0 Address Valid to \overline{RD} or	+	t _{CLCL} -11		na	$t_{MCS}=0$
WR Low	t_{AVWL1}	$2t_{CLCL}-10$		115	t _{MCS} >0
Port 2 Address Valid to \overline{RD} or	t	$1.5t_{CLCL}-9$		na	$t_{MCS}=0$
WR Low	t_{AVWL2}	2.5t _{CLCL} -13		115	$t_{MCS} > 0$
Data Valid to WR Transition	t	-9		ng	t _{MCS} =0
	t _{QVWX}	t _{CLCL} -10		ns	t _{MCS} >0
Data Hold After Write	t _{WHQX}	t _{CLCL} -12		ns	$t_{MCS}=0$
	•₩ПQЛ	$2t_{CLCL}$ -7			$t_{MCS} > 0$
$\overline{\text{RD}}$ Low to Address Float	t _{RLAZ}		(Note 5)	ns	
$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE	t	0	10	ns	t _{MCS} =0
High	$t_{ m WHLH}$	t _{CLCL} -5	$t_{CLCL}+11$	115	$t_{MCS} > 0$

MOVX CHARACTERISTICS—DS80C320

Note: t_{MCS} is a time period related to the Stretch memory cycle selection. The following table shows the value of t_{MCS} for each Stretch selection.

M2	M1	M0	MOVX CYCLES	t _{MCS}
0	0	0	2 machine cycles	0
0	0	1	3 machine cycles (default)	$4 t_{CLCL}$
0	1	0	4 machine cycles	8 t _{CLCL}
0	1	1	5 machine cycles	12 t _{CLCL}
1	0	0	6 machine cycles	16 t _{CLCL}
1	0	1	7 machine cycles	$20 t_{CLCL}$
1	1	0	8 machine cycles	$24 t_{CLCL}$
1	1	1	9 machine cycles	$28 t_{CLCL}$

PARAMETER		SYMBOL	18 MHz		VARIABL	UNITS	
		SIMBOL	MIN	MAX	MIN	MAX	UNIIS
	External Oscillator	1 /+	0	18	0	18	MHz
	External Crystal	1/t _{CLCL}	1	18	1	18	101112
ALE Pulse Widt	th	t _{LHLL}	68		1.5t _{CLCL} -15		ns
Port 0 Address V to ALE Low	Valid	t _{AVLL}	16		0.5t _{CLCL} -11		ns
Address Hold A ALE Low	fter	t _{LLAX1}	6	(Note 5)	0.25t _{CLCL} -8	(Note 5)	ns
Address Hold A ALE Low for M		t _{LLAX2}	14		0.5t _{CLCL} -13		ns
ALE Low to Va Instruction In	lid	t _{LLIV}		93		2.5t _{CLCL} -46	ns
ALE Low to \overline{PSI}	EN Low	t _{LLPL}	4		$0.25t_{CLCL}$ -10		ns
PSEN Pulse Wic	lth	t _{PLPH}	118		$2.25t_{CLCL}$ -7		ns
PSEN Low to Va Instruction In	alid	t _{PLIV}		87		2.25t _{CLCL} -38	ns
Input Instruction After PSEN	n Hold	t _{PXIX}	0		0		ns
Input Instruction After PSEN	n Float	t _{PXIZ}		51		t _{CLCL} -5	ns
Port 0 Address t Instruction In		t _{AVIV1}		128		3t _{CLCL} -39	ns
Port 2 Address to Instruction In	o Valid	t _{AVIV2}		139		3.5t _{CLCL} -56	ns
PSEN Low to A	ddress Float	t _{PLAZ}		(Note 5)		(Note 5)	ns

AC ELECTRICAL CHARACTERISTICS—DS80C323

NOTES FOR DS80C323 AC ELECTRICAL CHARACTERISTICS

All parameters apply to both commercial and industrial temperature operation unless otherwise noted. Specifications to -40°C are guaranteed by design and are not production tested. AC electrical characteristics assume 50% duty cycle for the oscillator, oscillator frequency > 16MHz, and are not 100% production tested, but are guaranteed by design.

- 1. All signals rated over operating temperature at 18MHz.
- 2. All signals characterized with load capacitance of 80pF except Port 0, ALE, PSEN, RD, and WR at 100pF. Note that loading should be approximately equal for valid timing.
- 3. Interfacing to memory devices with float times (turn off times) over 35ns may cause contention. This will not damage the parts, but will cause an increase in operating current.
- 4. Specifications assume a 50% duty cycle for the oscillator. Port 2 timing will change with the duty cycle variations.
- 5. Address is held in a weak latch until over-driven by external memory.

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS
Clock High Time	t _{CHCX}	10			ns
Clock Low Time	t _{CLCX}	10			ns
Clock Rise Time	t _{CLCH}			5	ns
Clock Fall Time	t _{CHCL}			5	ns

EXTERNAL CLOCK CHARACTERISTICS

SERIAL PORT MODE 0 TIMING CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
Serial Port Clock	4	SM2 = 0; 12 clocks per cycle	12t _{CLCL}	
Cycle Time	t_{XLXL}	SM2 = 1; 4 clocks per cycle	4t _{CLCL}	ns
Output Data Setup to	+	SM2 = 0 12 clocks per cycle	10t _{CLCL}	na
Clock Rising Edge	t _{QVXH}	SM2 = 1; 4 clocks per cycle	10t _{CLCL} 3t _{CLCL} 2t _{CLCL}	ns
Output Data Hold	t	SM2 = 0 12 clocks per cycle	2t _{CLCL}	ns
from Clock Rising	t _{XHQX}	SM2 = 1; 4 clocks per cycle	0 2t _{CLCL} 1; t _{cLCL} t _{CLCL}	
Input Data Hold After	Data Hold After	SM2 = 0; 12 clocks per cycle	t _{CLCL}	na
Clock Rising	t_{XHDX}	SM2 = 1; 4 clocks per cycle	10t _{clcl} 3t _{clcl} 2t _{clcl} t _{clcl}	ns
Clock Rising Edge to	+	$SM2 = 0;$ 12 clocks per cycle $11t_{CLCL}$		ne
Input Data Valid	t_{XHDV}	SM2 = 1 4 clocks per cycle	2t _{CLCL}	ns


EXPLANATION OF AC SYMBOLS

In an effort to remain compatible with the original 8051 family, this device specifies the same parameter as such devices, using the same symbols. For completeness, the following is an explanation of the symbols.


- t Time
- A Address
- C Clock
- D Input data
- H Logic level high
- L Logic level low
- I Instruction
- P PSEN

- Q Output data
- R RD signal
- V Valid
- W \overline{WR} signal
- X No longer a valid logic level
- Z Tri-state


DATA MEMORY WRITE CYCLE




DATA MEMORY WRITE WITH STRETCH = 1



DATA MEMORY WRITE WITH STRETCH = 2



EXTERNAL CLOCK DRIVE



DATA SHEET REVISION SUMMARY (continued)

The following represent the key differences between the 05/22/96 and the 10/21/97 version of the DS80C320 data sheet. Please review this summary carefully.

DS80C320

- 1. Added note to clarify I_{IL} specification.
- 2. Added note to clarify AC timing conditions.
- 3. Corrected erroneous t_{QVXL} label on figure "Serial Port Mode 0 Timing" to read t_{QVXH}.
- 4. Added note to prevent accidental corruption of Watchdog Timer count while changing counter length.

DS80C323

- 1. Added note to clarify I_{IL} specification.
- 2. Remove port 2 from V_{OH1} specification, add port 3.
- 3. I_{OH} for V_{OH3} specification changed from -3mA to -2mA.
- 4. Added note to clarify AC timing conditions.

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2006 Maxim Integrated Products

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.

38 of 38