



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-TQFP
Supplier Device Package	32-TQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega8u2-aur

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Pin Configurations

Figure 1-1. Pinout



Note: The large center pad underneath the QFN package should be soldered to ground on the board to ensure good mechanical stability.

1.1 Disclaimer

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.




2. Overview

The ATmega8U2/16U2/32U2 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8U2/16U2/32U2 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting



architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8U2/16U2/32U2 provides the following features: 8K/16K/32K Bytes of In-System Programmable Flash with Read-While-Write capabilities, 512/512/1024 Bytes EEPROM, 512/512/1024 SRAM, 22 general purpose I/O lines, 32 general purpose working registers, two flexible Timer/Counters with compare modes and PWM, one USART, a programmable Watch-dog Timer with Internal Oscillator, an SPI serial port, debugWIRE interface, also used for accessing the On-chip Debug system and programming and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, the main Oscillator continues to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an on-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8U2/16U2/32U2 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8U2/16U2/32U2 are supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Pin Descriptions

2.2.1	VCC	Digital supply voltage.
2.2.2	GND	

Ground.

2.2.3 AVCC

AVCC is the supply voltage pin (input) for all analog features (Analog Comparator, PLL). It should be externally connected to VCC through a low-pass filter.

2.2.4 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega8U2/16U2/32U2 as listed on-page 74.



2.2.5 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of various special features of the ATmega8U2/16U2/32U2 as listed on page 77.

2.2.6 Port D (PD7..PD0)

Port D serves as analog inputs to the analog comparator.

Port D also serves as an 8-bit bi-directional I/O port, if the analog comparator is not used (concerns PD2/PD1 pins). Port pins can provide internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

- 2.2.7 D-USB Full Speed Negative Data Upstream Port
 - USB Full Speed Positive Data Upstream Port
- 2.2.9 UGND

D+

USB Ground.

2.2.10 UVCC

2.2.8

USB Pads Internal Regulator Input supply voltage.

2.2.11 UCAP

USB Pads Internal Regulator Output supply voltage. Should be connected to an external capacitor (1µF).

2.2.12 RESET/PC1/dW

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System Control and Reset" on page 47. Shorter pulses are not guaranteed to generate a reset. This pin alternatively serves as debugWire channel or as generic I/O. The configuration depends on the fuses RST-DISBL and DWEN.

2.2.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

2.2.14 XTAL2/PC0

Output from the inverting Oscillator amplifier if enabled by Fuse. Also serves as a generic I/O.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

5. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



6. Register Summary

Optify Reserved . <	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
Output Outpu	(0xFF)	Reserved	-	-	-	-	-	-	-	-	
OutD00Reserved<	(0xFE)	Reserved	-	-	-	-	-	-	-	-	
obview OPFAIUPCRE OPFAIUPCREV0UPCREV0UPCREV0SCAUDAIADPAIA <thdpaia< th="">DPA</thdpaia<>		Reserved	-	-	-	-	-	-	-	-	
Optim Reserved · <	(0xFC)	Reserved	-	-	-	-	-	-	-	-	
Open A (OPP)Reserved<	(0xFB)	UPOE	UPWE1	UPWE0	UPDRV1	UPDRV0	SCKI	DATAI	DPI	DMI	page 195
modelReserved </td <td></td> <td>Reserved</td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td></td> <td>-</td> <td></td>		Reserved			-	-				-	
(bit) Reserved · <		Reserved	-	-	-	-	-	-	-	-	
(bit) Reserved · <	, ,	Reserved	-	-	-	-	-	-	-	-	
(bit) Reserved · <			-	-	-	-	-	-	-	-	
(bit /bit /bit /bit /bit /bit /bit /bit /			-	-	-	-	-	-	-	-	
(bit /bit /bit /bit /bit /bit /bit /bit /	, ,	Reserved	-	-	-	-	-	-	-	-	
(b7-2) UFRAX · · · · · · · ppg-21 (b7-1) UERAX · · NACUTE STALLEDE TATLE TATLE Ppg-21 (b7-0) UERAX · · NACUTE STALLEDE TATLEDE TATLEDE Ppg-21 (b7-0) UESTAX · · · · · Ppg-21 (b7E) UESTAX · · EPTYPE IO · · · Ppg-21 (b7E) UECFOX EPTYPE IO · · · PDR Ppg-21 (b7E) UECOX · · STALLED STALED FPTP Ppg-21 (b7E) UERAX · · STALED STALED PDR Ppg-21 (b7E) UERAX · · NACUTI STALED PDR Ppg-21 (b7E) UERAX · · · · Ppg-21 Ppg-21 </td <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td></td> <td></td> <td>EPINT4:0</td> <td></td> <td></td> <td>page 222</td>				-	-			EPINT4:0			page 222
(b/F) UEBOXX UEBOX Display 21 (b/F) UEBAX FLERRE NAKURE NAKURE RXSTE RXOUTE STALLEDE TXNE Dygg 210 (b/F) UESTAX OVERPI UNDERPI OVERPI USTAL CFEADIR CURRENT Dygg 210 (b/F) UESTAX OVERPI UNDERPI OVERPI Dygg 210 Dygg 210 (b/F) UESTAX OVERPI UNDERPI OVERPI Dygg 210 Dygg 210 (b/F) UEOFOX EPTYPE10 I EPSITE EPRIN Dygg 211 (b/F) UEOFOX I STALLEOC STALLEOC EPRIN Dygg 211 (b/F) UEOFOX I STALLEOC ISTALEOC Pygg 211 (b/F) UENTX FEOCON NAKUN RWAL NAKUNT RXSTER EVANT STALEOC Pygg 213 (b/F) UENTX FEOCON NAKUN NAKUNT RXSTER Pygg 212 (b/F) UDONN NAKUN<	. ,		-	-	-	-	-		-	-	1.0
(b/F) UEDATX CUENTX FIREN NALUT STATE SAUTE STATE CAUTE STALLEDE TAULE Dage 20 0xEF) UESTAX COCK OVERPI NOUTE STALLEDE NUBUREN Dage 217 0xED0 UECFGX EPTYPE 10 - - PTSEC10 NUBURENTS Page 217 0xED0 UECFGX EPTYPE 10 - - PTSEC10						BY					page 221
(mbF) UEENX FLERME NAMINE - NAMOUTE PROUTE PROUTE STALLEDE TIME ppge 20 (b0EF) UESTAX - - - - CTILDIR BOUTES DIMENTA ppge 217 (b0ED) UESTAX C VESTAX PERA NUMERFI											
(bAEF) UESTAM - COK OVER UNDERTIA - COK OVER UNDERTIA - COK OVER UNDERTIA - COK OVER UNDERTIA - COK OVER Descint Name Descint Name Descint Descint <thdescint< th=""> <thdescint< th=""> <thdesci< td=""><td>, ,</td><td></td><td>FLERRE</td><td>NAKINE</td><td>-</td><td>r</td><td></td><td>RXOUTE</td><td>STALLEDE</td><td>TXINE</td><td></td></thdesci<></thdescint<></thdescint<>	, ,		FLERRE	NAKINE	-	r		RXOUTE	STALLEDE	TXINE	
(mete)(mete)(meter) <t< td=""><td>, ,</td><td></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td></td><td></td><td></td><td></td></t<>	, ,		-	-	-	-	-				
(bdE) UECPGX Image 216 MALOC ALOC Pope 216 (bdE) UECPGX Image 216 Ima			CEGOK	OVEREI	UNDEREI	-	DTSI				
(bEC) UECPOX EPTYPE10 PEPR page 214 (bEB) UECOX .	, ,									-	
(mbe) UECONK · STALLRQ STALLRQ RSTUT · EPRN page 214 (mbe) UERNT FFOCON NAKNI RWAL NAKOUTI RXDIT RXDIT STALLEDI TNII page 214 (mbe) UENTX FFOCON NAKNI RWAL NAKOUTI RXDIT STALLEDI TNII page 214 (mbe) UENTX FFOCON NAKNI RWAL NAKOUTI RXDIT STALLEDI TNII page 214 (mbe) UDNT · page 213 · · page 210 · · · · · · page 210 · · · · · · · · · · · · · ·	, ,			/PE1:0	-	-				EPDIR	
(0xE8) UERNT - - - - - EPRP310 - ppg 214 (0xE9) UENTX FIFOCON NAKINI RWAL NAKOUTI RXSTPI RXOUTI STALLEDI TXINI ppg 214 (0xE7) Reserved -					STALLRO						
(DeE) UENUM · · · · · · Program (DxE2) VENTX PRSCON NAKINI RWA NAKOUTI RXSTPI RXAUTI STALLEDI TXINI page 219 (0xE5) UDMFN -											
(b.E) UEINTX FFOCON NAKINI RWAL NAKOUTI RXSTPI RXOUTI STALLED TXNI ppge 213 (b.E5) UDMFN - </td <td>, ,</td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>-</td> <td>2</td> <td>EBNI IM2.0</td> <td></td> <td></td>	, ,					-	-	2	EBNI IM2.0		
(bAE) Reserved · · · · · · · · page 213 (bAE) UDFNUMH · · · · · FNUM10 page 213 (bAE4) UDFNUMH · · · · · PNUM70 page 213 (bAE4) UDADDR ADDEN · · · · PNUM70 page 212 (bAE2) UDADDR ADDEN VPRSME EORSTE SOFE · SUSPE page 210 (bAE1) UDNT · VPRSME EORSTE SOFE · SUSPE page 210 (bADD) Reserved · · · RSTCPU RMWUP DETACH page 209 (bADD) Reserved · · · · RSTCPU RMWUP DETACH page 209 (bADD) Reserved · · · · · · · · · <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>RXOUTI</td><td></td><td>TXINI</td><td></td></td<>								RXOUTI		TXINI	
(bE6) UDFNUMI · · FNCERR · · FNUMI03 · page 213 (bK4) UDFNUMI · · PNUM7.0 · PAUM2.3 page 213 (bK4) UDFNUMI · · PNUM7.0 · PAUM2.3 page 213 (bK2) UDADN ADDEN · UPRSME EORSME WAKEUPE EORSTE SOFE - SUSPE page 210 (bAE) UDICON · · R RTX · RSTCPU PMWX Page 209 (bADD) Reserved · · R RTX · RSTCPU PMWX Page 209 (bADD) Reserved · · RSTCPU PMWX PMWX PAUM2 PAU	, ,					-					paye 219
(bE6) UDFNUMIL · · · FNUM103 page 213 (bx64) UDFNUMIL · FNUM703 JADDR 0 page 213 (bx62) UDADDR · UPSME EORSME WAKEUPE EORSTE SOFE - SUSPE page 213 (bx61) UDINT UPRSME EORSME WAKEUPE EORSTE SOFE - SUSPE page 210 (bx61) UDINT UPRSME EORSME WAKEUPE EORSTE SOFE - SUSPE page 210 (bx0D) Reserved - - RTCPU RMWUP DETACH page 209 (bx0D) Reserved - - - RSTCPU RMWUP DETACH page 213 (bx0D) Reserved -					_	ENCERR	-	_	_		page 213
(0.64) UDFNML FNUM? 0 page 213 (0x62) UDADDR ADDEN UPRSME EORSME WAKEUPE EORSTE SOFE - SUSPE page 213 (0x62) UDIEN - UPRSME EORSME WAKEUPE EORSTE SOFE - SUSPE page 210 (0x60) UDICON - - RTPUX RSTPU RMWUP DETACH page 209 (0x0D) Reserved - - RSTPU RMWUP DETACH page 209 (0x0D) Reserved - - RSTPU RMWUP DETACH page 209 (0x0D) Reserved - - - RSTPU RMWUP DETACH page 209 (0x0D) Reserved - <t< td=""><td></td><td></td><td></td><td></td><td>-</td><td></td><td>-</td><td>-</td><td>ENILIM10-8</td><td>-</td><td></td></t<>					-		-	-	ENILIM10-8	-	
(bk2) UDDR ADDEN UPRSME EORSME WAKEUPE EORSTE SOFE . SUSPE page 212 (bk2) UDINT . UPRSME EORSME WAKEUPI EORSTE SOFI . SUSPE page 210 (bk0) UDINT RNUTX . RSTCPU RMWLUP DETACH page 209 (bxDE) Reserved .	, ,		-	-	-				FINUIVITU.0		
(bE2) UDEN - UPRSME EORSME WAKEUPI EORSTI SOFE - SUSPE page 210 (bkE) UDINT - UPRSMI EORSMI WAKEUPI EORSTI SOFI - SUSPE page 210 (bAED) Reserved - - RTPUTX - RSTPU RMWKUP DETACH page 200 (bADE) Reserved - - - N - R -	, ,					FIN					
(bf:) UDRT · UPRSMI EORSMI WAKEUPI EORSTI SOFI - SUBPI page 210 (bxE0) UDCON - - - RPUTX · RSTCPU RMWKUP DETACH page 209 (bxDE) Reserved -					FORME		1	2055		CUEDE	
(bED) UDCON - - RPUTX . RSTCPU RMWKUP DETACH page 209 (0ADE) Reserved -									-		
(bDF) Reserved · <	, ,								-		
(b\DE) Reserved . <											page 209
(bxDD) Reserved . <											
(bxDC) Reserved . <	, ,										
(i) (b) Reserved Reserved .					-						
(bxDA) Reserved - - <t< td=""><td>, ,</td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	, ,				-						
(bXD9) Reserved . <			-	-	-	-	-	-	-	-	
(bxD8) USBCON USBE - FRZCLK - - - - page 195 (bxD7) Reserved -											
OxD7 Reserved - <th< td=""><td>. ,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> </td><td></td></th<>	. ,										
(bx)D/D Reserved -	, ,				FRZCLK						page 195
					-						
OxDA Reserved - <th< td=""><td></td><td></td><td></td><td>-</td><td>-</td><td>-</td><td>-</td><td></td><td>-</td><td>-</td><td></td></th<>				-	-	-	-		-	-	
OxD3 Reserved . <th< td=""><td>, ,</td><td></td><td></td><td>-</td><td>-</td><td>-</td><td>-</td><td></td><td>-</td><td>-</td><td></td></th<>	, ,			-	-	-	-		-	-	
(bxD2) CLKSTA RCON EXTON page 38 (0xD1) CLKSEL1 RCCKSEL3 RCCKSEL2 RCCKSEL1 RCCKSEL3 EXCKSEL2 EXCKSEL1 EXCKSEL0 page 38 (0xD0) CLKSEL0 RCSUT1 RCSUT0 EXSUT1 EXSUT0 RCE EXTE . CLKS page 37 (0xCF) Reserved .			-	-	-	-	-	-		-	
(bxD) CLKSEL1 RCCKSEL3 RCCKSEL2 RCCKSEL1 RCCKSEL0 EXCKSEL0 EXCKSEL2 EXCKSEL1 EXCKSE17 CLKS Integration (0xCD) UBR1H - - - - - CTSEN RTSEN page 171 (0xCB) UCSR1C UMSEL11 UMSEL10 UPM11 UPM10 USS81 UCS211 <td< td=""><td>, ,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	, ,										
(0xD) CLKSEL0 RCSUT1 RCSUT0 EXSUT1 EXSUT0 RCE EXTE - CLKS page 37 (0xCF) Reserved -	, ,										
(0xCF) Reserved - <	, ,								EXCKSEL1		
(0xCE) UDR1 USART1 I/O Data Register page 167 (0xCD) UBRR1H - - - USART1 Baud Rate Register High Byte page 171 (0xCC) UBRR1L USART1 USART1 Baud Rate Register Low Byte page 171 (0xCC) UBRR1L USSR1D - - - - CTSEN RTSEN page 171 (0xCB) UCSR1D - - - - - CTSEN RTSEN page 171 (0xCA) UCSR1D - - - - - CTSEN RTSEN page 189 (0xCA) UCSR1C UMSEL11 UMSEL10 UPM11 UPM10 USBS1 UCS212 RXB81 TXB81 page 168 (0xC3) UCSR1A RXC1 TXC1 UDR1 FE1 DOR1 PE1 U2X1 MPCM1 page 167 (0xC6) Reserved - - - - - - - - (0xC6)	, ,				EXSUT1		RCE		-		page 37
(0xCD)UBR1HUSART1 Baud Rate Register High Bytepage 171(0xCC)UBR1LUBR1LUSRT1 Baud Rate Register Low Bytepage 171(0xCB)UCSR1DCTSENRTSENpage 171(0xCA)UCSR1CUMSEL11UMSEL10UPM11UPM10USBS1UCSZ11UCSZ10UCPOL1page 169(0xC9)UCSR1BRXCIE1TXCIE1UDRIE1RXEN1TXEN1UCSZ12RXB81TXB81page 168(0xC6)UCSR1ARXC1TXC1UDRE1FE1DOR1PE1U2X1MPCM1page 167(0xC6)Reserved(0xC6)Reserved(0xC6)Reserved(0xC6)Reserved </td <td></td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td></td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td>			-	-	-		-	-	-	-	
(0xCC) UBRR1L USART1 Baud Rate Register Low Byte page 171 (0xCB) UCSR1D - - - - CTSEN RTSEN page 171 (0xCA) UCSR1C UMSEL11 UMSEL10 UPM11 UPM10 USBS1 UCSZ11 UCSZ10 UCPOL1 page 169 (0xC9) UCSR1B RXCIE1 TXCIE1 UDRE1 RXEN1 TXEN1 UCSZ12 RXB81 TXB81 page 169 (0xC8) UCSR1A RXC1 TXCIE1 UDRE1 FE1 DOR1 PE1 U2X1 MPCM1 page 167 (0xC6) Reserved - <td< td=""><td>(0xCE)</td><td>UDR1</td><td></td><td></td><td></td><td>USART1 I/C</td><td>Data Register</td><td></td><td></td><td></td><td>page 167</td></td<>	(0xCE)	UDR1				USART1 I/C	Data Register				page 167
(0xCB) UCSR1D - - - - - - CTSEN RTSEN page 171 (0xCA) UCSR1C UMSEL11 UMSEL10 UPM11 UPM10 USBS1 UCSZ11 UCSZ10 UCPOL1 page 169 (0xC9) UCSR1B RXCIE1 TXCIE1 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TXB81 page 168 (0xC8) UCSR1A RXC1 TXCI UDRE1 FE1 DOR1 PE1 U2X1 MPCM1 page 167 (0xC6) Reserved -	(0xCD)	UBRR1H	-	-	-	-	L	SART1 Baud Ra	te Register High E	Byte	page 171
(0xCA) UCSR1C UMSEL11 UMSEL10 UPM11 UPM10 USBS1 UCSZ11 UCSZ10 UCPOL1 page 189 (0xC9) UCSR1B RXCIE1 TXCIE1 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TXB81 page 168 (0xC8) UCSR1A RXC1 TXC1 UDRE1 FE1 DOR1 PE1 U2X1 MPCM1 page 167 (0xC6) Reserved - <td< td=""><td>(0xCC)</td><td>UBRR1L</td><td></td><td></td><td>.<u> </u></td><td>JSART1 Baud Ra</td><td>ate Register Low</td><td>Byte</td><td></td><td></td><td>page 171</td></td<>	(0xCC)	UBRR1L			. <u> </u>	JSART1 Baud Ra	ate Register Low	Byte			page 171
(0xC) UCSR1B RXCIE1 TXCIE1 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TXB81 page 188 (0xC8) UCSR1A RXC1 TXC1 UDRE1 FE1 DOR1 PE1 U2X1 MPCM1 page 167 (0xC7) Reserved - <td< td=""><td>(0xCB)</td><td>UCSR1D</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>CTSEN</td><td>RTSEN</td><td>page 171</td></td<>	(0xCB)	UCSR1D	-	-	-	-	-	-	CTSEN	RTSEN	page 171
(0xC8) UCSR1A RXC1 TXC1 UDRE1 FE1 DOR1 PE1 U2X1 MPCM1 page 167 (0xC7) Reserved -	(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	page 169
(0xC7) Reserved	(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	page 168
(0xC7) Reserved	(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	PE1	U2X1	MPCM1	page 167
(0xC6) Reserved - <		Reserved									
(0xC5) Reserved - <			-	-	-	-	-	-	-	-	
(0xC4) Reserved - <	, ,										
(0xC3) Reserved - <											
(0xC2) Reserved - <											
(0xC1) Reserved - <											
(0xC0) Reserved											
	(0xC0) (0xBF)	Reserved	-	-	-	-	-	-	-	-	



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	Reserved	-	-	-	-	-	-	-	-	
(0xBC)	Reserved	-	-	-	-	-	-	-	-	
(0xBB)	Reserved	-	-	-	-	-	-	-	-	
(0xBA)	Reserved	-	-	-	-	-	-	-	-	
(0xB9)	Reserved	-	-	-	-	-	-	-	-	
(0xB8)	Reserved	-	-	-	-	-	-	-	-	
(0xB7)	Reserved	-	-	-	-	-	-	-	-	
(0xB6)	Reserved	-	-	-	-	-	-	-	-	
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	Reserved	-	-	-	-	-	-	-	-	
(0xB3)	Reserved	-	-	-	-	-	-	-	-	
(0xB2)	Reserved	-	-	-	-	-	-	-	-	
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB0)	Reserved	-	-	-	-	-	-	-	-	
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD) (0xAC)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xAC) (0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAB) (0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xAA) (0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	-	-	-	-	-	-	-	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	-	-	-	-	-	-	-	-	
(0x9A)	Reserved	-	-	-	-	-	-	-	-	
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0x97) (0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-				_	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	OCR1CH			Timer/Co	unter1 - Output C	ompare Register	C High Byte			page 135
(0x8C)	OCR1CL			Timer/Co	unter1 - Output C	ompare Register	C Low Byte			page 135
(0x8B)	OCR1BH				unter1 - Output C					page 135
(0x8A)	OCR1BL				unter1 - Output C					page 135
(0x89)	OCR1AH				unter1 - Output C					page 135
(0x88)	OCR1AL				unter1 - Output C					page 135
(0x87)	ICR1H				Counter1 - Input (page 135
(0x86)	ICR1L				Counter1 - Input					page 135
(0x85)	TCNT1H				er/Counter1 - Cou					page 134
(0x84)	TCNT1L			1	er/Counter1 - Co					page 134
(0x83)	Reserved	-	-	-	-	-	-	-	-	101
(0x82)	TCCR1C	FOC1A	FOC1B	FOC1C	- WCM12	- WCM12	-	-	-	page 134
(0x81)	TCCR1B	ICNC1	ICES1	- COM1B1	WGM13 COM1B0	WGM12	CS12	CS11 WGM11	CS10	page 133
(0x80) (0x7F)	TCCR1A DIDR1	COM1A1	COM1A0 AIN6D	COM1B1 AIN5D	AIN4D	COM1C1 AIN3D	COM1C0 AIN2D	WGM11 AIN1D	WGM10 AIN0D	page 129 page 225
(0x7F) (0x7E)	Reserved	-	AINOD -	AINOD -	Alin4D	- AINSD	AIN2D	- AINTD	- AINOD	paye 220
(0x7E) (0x7D)	ACMUX	-	-	-	-	-	- CMUX2	- CMUX1	- CMUX0	page 225
		_	_	_	_					page 220



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7C)	Reserved	-	-	-	-	-	-	-	-	
(0x7B)	Reserved	-	-	-	-	-	-	-	- 1	
(0x7A)	Reserved	-	-	-	-	-	-	-	-	
(0x79)	Reserved	-	-	-	-	-	-	-	-	
(0x78)	Reserved	-	-	-	-	-	-	-	-	
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	-	-	
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	page 135
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	page 106
(0x6D)	Reserved	-	-	-	-	-	-	-	-	
(0x6C)	PCMSK1	-	-	-	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	page 87
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	page 87
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	page 85
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	page 84
(0x68)	PCICR	-	-	-	-	-	-	PCIE1	PCIE0	page 86
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL				Oscillator Cal	ibration Register				page 38
(0x65)	PRR1	PRUSB	-	-	-	-	-	-	PRUSART1	page 46
(0x64)	PRR0	-	-	PRTIM0	-	PRTIM1	PRSPI	-	-	page 46
(0x63)	REGCR	-	-	-	-	-	-	-	REGDIS	page 196
(0x62)	WDTCKD	-	-	WDEWIFCM	WCLKD2	WDEWIF	WDEWIE	WCLKD1	WCLKD0	page 57
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 39
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	page 56
0x3F (0x5F)	SREG	1	Т	н	S	V	N	Z	С	page 9
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	page 12
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 12
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	Reserved	-	-	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	page 242
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	-	-	-	-	-	-	IVSEL	IVCE	page 65, 82
0x34 (0x54)	MCUSR	-	-	USBRF	-	WDRF	BORF	EXTRF	PORF	page 55
0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE	page 45
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
0x31 (0x51)	DWDR	4.0.5	1000	1 400		Data Register	1010	10101	4.0100	page 245
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 224
0x2F (0x4F) 0x2E (0x4E)	Reserved SPDR	-	-	-		- ta Register	-	-	-	page 147
, ,		enir	MCO		SPI Da				0000	page 147
0x2D (0x4D) 0x2C (0x4C)	SPSR SPCR	SPIF SPIE	WCOL SPE	- DORD	- MSTR	- CPOL	- CPHA	- SPR1	SPI2X SPR0	page 146 page 145
0x2C (0x4C) 0x2B (0x4B)	GPIOR2	JFIE				ISE I/O Register 2		JUNE	JERU	page 145 page 24
0x2B (0x4B) 0x2A (0x4A)	GPIOR2 GPIOR1					se I/O Register 2				page 24 page 24
0x2A (0x4A) 0x29 (0x49)	PLLCSR	-	-	-	PLLP2	PLLP1	PLLP0	PLLE	PLOCK	page 24 page 40
0x29 (0x49) 0x28 (0x48)	OCR0B	-	-			put Compare Reg				page 40 page 106
0x28 (0x48) 0x27 (0x47)	OCR0B OCR0A					out Compare Reg				page 106
0x26 (0x46)	TCNT0			1111		unter0 (8 Bit)				page 100
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	page 105
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	page 105
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC	page 89
0x22 (0x42)	EEARH	-	-	-	-			s Register High B		page 89
0x22 (0x42) 0x21 (0x41)	EEARL					s Register Low B			,	page 20
0x20 (0x40)	EEDR					Data Register	,			page 20
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	page 20
	GPIOR0					se I/O Register 0				page 21
0x1E (0x3E)				1		1		19174	11170	
0x1E (0x3E) 0x1D (0x3D)		INT7	INT6	INT5	INT4	INT3	IN12	IN11	IN10 I	page 86
0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C)	EIMSK	INT7 INTF7	INT6 INTF6	INT5 INTF5	INT4 INTF4	INT3 INTF3	INT2 INTF2	INT1 INTF1	INT0 INTF0	page 86 page 86



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	Reserved	-	-	-	-	-	-	-	-	
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	page 136
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	page 107
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 83
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 83
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 83
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	-	PORTC2	PORTC1	PORTC0	page 82
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	-	DDC2	DDC1	DDC0	page 82
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	-	PINC2	PINC1	PINC0	page 82
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 82
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 82
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 82
0x02 (0x22)	Reserved	-	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x00 (0x20)	Reserved	-	-	-	-	-	-	-	-	

Note:

: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Moreover reserved bits are not guaranteed to be read as "0". Reserved I/O memory addresses should never be written.

2. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega8U2/16U2/32U2 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

7. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
	ARITHME	TIC AND LOGIC INSTRUCTIONS		-	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:RdI ← Rdh:RdI - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
	Rd,K				1
SBR		Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
	BF	RANCH INSTRUCTIONS			
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	4
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	4
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	5
RET		Subroutine Return	$PC \leftarrow STACK$	None	5
RETI		Interrupt Return	PC ← STACK	1	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI		• •	Rd – K		1
	Rd,K	Compare Register with Immediate		Z, N,V,C,H	
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k k	Branch if T Flag Cleared	if $(T = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRVS	k k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC \leftarrow PC + k + 1 if $(V = 1)$ then PC \leftarrow PC + k + 1		1/2
	k k	•	, ,	None	1/2
BRVC		Branch if Overflow Flag is Cleared	if $(V = 0)$ then PC \leftarrow PC + k + 1 if $(1 = 1)$ then PC \leftarrow PC + k + 1	None	
BRIE	k	Branch if Interrupt Enabled	if $(I = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
		D BIT-TEST INSTRUCTIONS			
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
		Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1



Mnemonics	Operands	Description	Operation	Flags	#Clocks
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC	.,	Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	← 1	1	1
CLI		Global Interrupt Disable			1
SES		Set Signed Test Flag	S ← 1	s	1
		· · · · · · · · · · · · · · · · · · ·		s	1
CLS		Clear Signed Test Flag	S ← 0 V ← 1	v v	1
SEV		Set Twos Complement Overflow.			
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	$D \rightarrow T$	Т	1
SEH		Set Half Carry Flag in SREG	<u> </u>	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
		TRANSFER INSTRUCTIONS		1	1
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Posterio.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(2 + q) \leftarrow Rr$ $(k) \leftarrow Rr$	None	2
LPM	N, INI	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory			3
LPM			$Rd \leftarrow (Z)$ $Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
	Rd, Z+	Load Program Memory and Post-Inc		None	
SPM		Store Program Memory	(Z) ← R1:R0	None	- 1
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	MCU	CONTROL INSTRUCTIONS			1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK			For On-chip Debug Only		N/A



8. Ordering Information

8.1 ATmega8U2

Speed	Power Supply	Ordering Code	Package	Operational Range
16 MHz	2.7 - 5.5V	ATmega8U2-AU	32A	-40°C to +85°C
	2.7 - 5.5V	ATmega8U2-MU	32M1-A	-40 0 10 +85 0

	Package Type
32A	32-lead, 7 x7 x 1.2 mm, lead pitch 0.8 mm Thin Quad Flat Package
32M1	32-pad, 5 x 5 x 1 mm body, pad pitch 0.50 mm Quad Flat No lead (QFN)



8.2 ATmega16U2

Speed	Power Supply	Ordering Code	Package	Operational Range
16 MHz	2.7 - 5.5V	ATmega16U2-AU	32A	-40°C to +85°C
	2.7 - 5.5V	ATmega16U2-MU	32M1-A	-40 C 10 +85 C

	Package Type
32A	32-lead, 7 x7 x 1.2 mm, lead pitch 0.8 mm Thin Quad Flat Package
32M1	32-pad, 5 x 5 x 1 mm body, pad pitch 0.50 mm Quad Flat No lead (QFN)



8.3 ATmega32U2


Speed	Power Supply	Ordering Code	Package	Operational Range
16 MHz	2.7 - 5.5V	ATmega32U2-AU	32A	-40°C to +85°C
		ATmega32U2-MU	32M1-A	-40 C 10 +85 C

Package Type				
32A 32-lead, 7 x7 x 1.2 mm, lead pitch 0.8 mm Thin Quad Flat Package				
32M1	32-pad, 5 x 5 x 1 mm body, pad pitch 0.50 mm Quad Flat No lead (QFN)			




9. Packaging Information


9.1 QFN32







9.2 TQFP32









S	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
S Y B L		N O T E				
Ľ	MIN.	NDM.	MAX.	Ē		
Α	*	ł	1.20			
A1	0.05	ł	0.15			
Az	0.95	1.00	1.05			
D						
D1						
E						
E1						
L	0.45	0.60	0.75			
N		32				
e						
ю	0.30	0.37	0.45			
ccc	*	ł	0.10			



10. Errata

10.1 Errata ATmega8U2

The revision letter in this section refers to the revision of the ATmega8U2 device.

10.1.1 rev. A and rev B

Full Swing oscillator

1. Full Swing oscillator

The maximum frequency for the Full Swing Crystal Oscillator is 8MHz. For Crystal frequencies > 8MHz the Full Swing Crystal Oscillator is not guaranteed to operate correctly.

Problem fix/Workaround

If a Crystal with frequency > 8MHz is used, the Low Power Crystal Oscillator option should be used instead. See table 8-1 for an overview of the Device Clocking Options. Note that the Low Power Crystal Oscillator will not provide full rail-to-rail swing on the XTAL2 pin. If system clock output is needed to drive other clock inputs while running from the Low Power Crystal Oscillator, the system clock can be output on PORTC7 by programming the CKOUT fuse.

10.2 Errata ATmega16U2

The revision letter in this section refers to the revision of the ATmega16U2 device.

10.2.1 rev. A and rev B

Full Swing oscillator

1. Full Swing oscillator

The maximum frequency for the Full Swing Crystal Oscillator is 8MHz. For Crystal frequencies > 8MHz the Full Swing Crystal Oscillator is not guaranteed to operate correctly.

Problem fix/Workaround

If a Crystal with frequency > 8MHz is used, the Low Power Crystal Oscillator option should be used instead. See table 8-1 for an overview of the Device Clocking Options. Note that the Low Power Crystal Oscillator will not provide full rail-to-rail swing on the XTAL2 pin. If system clock output is needed to drive other clock inputs while running from the Low Power Crystal Oscillator, the system clock can be output on PORTC7 by programming the CKOUT fuse.

10.3 Errata ATmega32U2

The revision letter in this section refers to the revision of the ATmega32U2 device.

10.3.1 rev. C

No Known Errata





10.3.2 rev. A and rev B

• Full Swing oscillator

1. Full Swing oscillator

The maximum frequency for the Full Swing Crystal Oscillator is 8MHz. For Crystal frequencies > 8MHz the Full Swing Crystal Oscillator is not guaranteed to operate correctly.

Problem fix/Workaround

If a Crystal with frequency > 8MHz is used, the Low Power Crystal Oscillator option should be used instead. See table 8-1 for an overview of the Device Clocking Options. Note that the Low Power Crystal Oscillator will not provide full rail-to-rail swing on the XTAL2 pin. If system clock output is needed to drive other clock inputs while running from the Low Power Crystal Oscillator, the system clock can be output on PORTC7 by programming the CKOUT fuse.



11.5 Rev. 7799A - 03/09

1. Initial revision.

21 ATmega8U2/16U2/32U2



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600 www.atmel.com

Atmel Asia Limited Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81)(3) 3523-3551 Fax: (+81)(3) 3523-7581

© 2010 Atmel Corporation. All rights reserved.

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROF-ITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.