



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f13k22-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.12 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the CONFIG1H Configuration register. The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC and RC).

FIGURE 2-6: FSCM BLOCK DIAGRAM



2.12.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 2-6. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

2.12.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSCFIF of the PIR2 register. The OSCFIF flag will generate an interrupt if the OSCFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation. An automatic transition back to the failed clock source will not occur.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

2.12.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared by either one of the following:

- Any Reset
- · By toggling the SCS1 bit of the OSCCON register

Both of these conditions restart the OST. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device automatically switches over to the external clock source. The Fail-Safe condition need not be cleared before the OSCFIF flag is cleared.

2.12.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.

3.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 3-5 and Figure 3-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 3.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

3.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

3.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F60h to FFFh). A list of these registers is given in Table 3-1 and Table 3-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

4.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory is executed on blocks of 16 or 8 bytes at a time depending on the specific device (See Table 4-1). Program memory is erased in blocks of 64 bytes at a time. The difference between the write and erase block sizes requires from 4 to 8 block writes to restore the contents of a single block erase. A Bulk Erase operation can not be issued from user code.

TABLE 4-1:	WRITE/ERASE	BLOCK SIZES
------------	-------------	-------------

Device	Write Block Size (bytes)	Erase Block Size (bytes)
PIC18(L)F13K22	8	64
PIC18(L)F14K22	16	64

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

4.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16-bit wide, while the data RAM space is 8-bit wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 4-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 4.5** "Writing **to Flash Program Memory**". Figure 4-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word-aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.



© 2009-2016 Microchip Technology Inc.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD
bit 7						·	bit 0
Legend:							
R = Reada	able bit	W = Writable	bit				
S = Bit car	n be set by software	e, but not clear	red	U = Unimplen	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	EEPGD: Flash 1 = Access F 0 = Access da	h Program or I lash program ata EEPROM	Data EEPRON memory memory	I Memory Selec	ot bit		
bit 6	CFGS: Flash	Program/Data	EEPROM or	Configuration S	elect bit		
	1 = Access C 0 = Access F	onfiguration relation relation	egisters or data EEPR	OM memory			
bit 5	Unimplement	ted: Read as '	0'				
bit 4	FREE: Flash I	Row (Block) E	rase Enable b	it			
hit 2	1 = Erase the (cleared b 0 = Perform v	e program mer by completion write-only	nory block add of erase opera	dressed by TBL ation)	PTR on the ne	xt WR commar	nd
Dit 3	1 = A write or operation 0 = The write	peration is prei , or an improp operation con	maturely termi er write attem npleted	inated (any Res pt)	et during self-1	imed programr	ning in normal
bit 2	WREN: Flash 1 = Allows wr 0 = Inhibits w	Program/Data ite cycles to F rite cycles to F	a EEPROM W lash program/ Flash program	rite Enable bit data EEPROM /data EEPROM			
bit 1	WR: Write Co 1 = Initiates a (The open The WR B 0 = Write cyc	ntrol bit data EEPROI ration is self-tin bit can only be le to the EEPF	M erase/write of med and the b set (not clear ROM is comple	cycle or a progra it is cleared by ed) by software ete	am memory era hardware once .)	ase cycle or writ e write is compl	e cycle. ete.
bit 0	RD: Read Cor	ntrol bit					
	1 = Initiates a be set (no 0 = Does not	n EEPROM re ot cleared) by s initiate an EEI	ad (Read take oftware. RD b PROM read	s one cycle. RD it cannot be set	is cleared by h when EEPGD	nardware. The F = 1 or CFGS =	RD bit can only 1.)
Note 1:	When a WRERR of error condition.	occurs, the EE	PGD and CFG	S bits are not c	leared. This al	lows tracing of	the

REGISTER 4-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	nented bit, read	as '0'		
-n = Value at POR (1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

REGISTER 8-13: LATC: PORTC DATA LATCH REGISTER

bit 7-0 LATC<7:0>: RB<7:0> Port I/O Output Latch Register bits

13.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP1 pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP1M<3:0>). At the same time, the interrupt flag bit, CCP1IF, is set.

13.3.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRIS bit.

Note:	Clea	ring the C	CCP1CON r	egister wil	I force				
	the	CCP1	compare	output	latch				
	(depending on device configuration) to the								
	defa	ult low le	vel. This is	not the P	ORTC				
	1/O [DATA late	ch.						

13.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably.

13.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 pin is not affected. Only the CCP1IF interrupt flag is affected.

13.3.4 SPECIAL EVENT TRIGGER

The CCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP1M<3:0> = 1011).

The Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPR1 registers to serve as a programmable period register for either timer.

The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 13-2: COMPARE MODE OPERATION BLOCK DIAGRAM



14.2.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- SSPCON1 Control Register
- SSPSTAT STATUS register
- SSPBUF Serial Receive/Transmit Buffer
- SSPSR Shift Register (Not directly accessible)

SSPCON1 and SSPSTAT are the control and STATUS registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in and out. SSPBUF provides indirect access to the SSPSR register. SSPBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 14-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

				(/		
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	Р	S	R/W	UA	BF
bit 7			•				bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	SMP: Sample SPI Master m 1 = Input data 0 = Input data SPI Slave mo SMP must be	e bit <u>node:</u> a sampled at e a sampled at m <u>ode:</u> e cleared when	nd of data outp iddle of data o SPI is used in	ut time utput time Slave mode.			
bit 6	CKE: SPI Clo 1 = Transmit 0 = Transmit	ock Select bit ⁽¹ occurs on tran occurs on tran) sition from acti sition from Idle	ve to Idle clock to active clock	k state k state		
bit 5	D/A: Data/Ad Used in I ² C n	ldress bit node only.					
bit 4	P: Stop bit Used in I ² C n	node only. This	bit is cleared v	when the MSS	P module is di	sabled, SSPEN	l is cleared.
bit 3	S: Start bit Used in I ² C n	node only.					
bit 2	R/W : Read/W Used in I ² C n	Vrite Informatio	n bit				
bit 1	UA: Update A Used in I ² C n	Address bit node only.					
bit 0	BF: Buffer Fu 1 = Receive o 0 = Receive r	Ill Status bit (R complete, SSP not complete, S	eceive mode o BUF is full SSPBUF is emj	nly) oty			
Note 1: P	olarity of clock st	tate is set by th	e CKP bit of th	e SSPCON1 r	egister.		





FIGURE 14-28: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



17.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The Analog Comparator module includes the following features:

- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-Change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- · Programmable and fixed voltage reference

17.1 Comparator Overview

A single comparator is shown in Figure 17-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

FIGURE 17-1: SINGLE COMPARATOR



FIGURE 21-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM







FIGURE 23-2: CODE-PROTECTED PROGRAM MEMORY FOR PIC18(L)F1XK22

	Device						
Address (from/to)	14	〈 22	1:	3K22			
	BBSIZ = 1	BBSIZ = 0	BBSIZ = 1	BBSIZ = 0			
0000h 03FFh	Boot Block, 4 KB CPB, WRTB, EBTRB	Boot Block, 2 KB CPB, WRTB, EBTRB	Boot Block, 2 KB CPB, WRTB, EBTRB	Boot Block, 1 KB CPB, WRTB, EBTRB			
0400h 07FFh				Block 0 1.512 KB			
0800h 0BFFh		Block 0 6 KB	Block 0 2 KB	CP0, WRT0, EBTR0			
0C00h 0FFFh		CP0, WRT0, EBTR0	CP0, WRT0, EBTR0				
1000h 1FFFh	Block 0 4 KB CP0, WRT0, EBTR0		Block 1 4 KB CP1, WRT1, EBTR1	Block 1 4 KB CP1, WRT1, EBTR1			
2000h 3FFFh	Block 1 8 KB CP1, WRT1, EBTR1	Block 1 8 KB CP1, WRT1, EBTR1	Reads all '0's	Reads all '0's			
4000h 4FFEh	Reads all '0's	Reads all '0's					
5000h 5FFEh							
6000h 6FFEh							
7000h 7FFEh							
8000h 8FFEh							
9000h 9FFEh							
A000h AFFEh							
B000h BFFEh							
C000h CFFEh							
D000h DFFEh							
E000h EFFEh							
F000h FFFEh							
H000h HFFEh							

Note: Refer to the test section for requirements on test memory mapping.



FIGURE 23-4: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 23-5: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



DECFSZ	Decrement f, skip if 0		DCFSNZ		Decrement f, skip if not 0			
Syntax:	DECFSZ f	f {,d {,a}}		Syntax	(:	DCFSNZ	f {,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Opera	nds:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	(f) – 1 \rightarrow de skip if resul	est, t = 0		Opera	tion:	(f) – 1 \rightarrow d skip if resu	est, It ≠ 0	
Status Affected:	None			Status	Affected:	None		
Encoding:	0010	11da ffi	f ffff	Encod	ling:	0100	11da fff	f ffff
Description:	The conten decremente placed in W placed back If the result which is alru and a NOP i it a 2-cycle If 'a' is '0', tl If 'a' is '0', tl If 'a' is '0', tl GPR bank (If 'a' is '0' a set is enabl in Indexed I mode when Section 24 Bit-Oriente Literal Offs	ts of register " ed. If 'd' is '0', /. If 'd' is '1', th k in register 'f' is '0', the nex eady fetched, is executed ins instruction. he Access Ban he BSR is use (default). nd the extend ed, this instruct Literal Offset / never f \leq 95 (5 .2.3 "Byte-Or construction set Mode " for	F are the result is (default). t instruction, is discarded stead, making hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed details.	Descri	ption:	The conter decrement placed in V placed bac If the result instruction, discarded a instead, mainstruction. If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 24	the sof register 'f ed. If 'd' is '0', ' V. If 'd' is '1', th k in register 'f' t is not '0', the which is alrea and a NOP is ex aking it a 2-cyce the Access Bar the BSR is used (default). and the extended led, this instruct Literal Offset A never f ≤ 95 (5) 1.2.3 "Byte-Or ed Instructor	" are the result is (default). next dy fetched, is kecuted de hk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed
Words:	1					Literal Off	set Mode" for	details.
Cycles:	1(2) Note: 3 cy by a	vcles if skip an a 2-word instru	d followed iction.	Words Cycles	s: 5:	1 1(2) Note: 3	cycles if skip a	nd followed
Q Cycle Activity:	02	02	04	Q Cv	cle Activitv:	by	a 2-word maa	
Decode	Read	Process	Write to]	Q1	Q2	Q3	Q4
200000	register 'f'	Data	destination	Γ	Decode	Read	Process	Write to
lf skip:				Ľ		register 'f'	Data	destination
Q1	Q2	Q3	Q4	lf skip):			
No	No	No	No	Г	Q1	Q2	Q3	Q4
operation	operation	operation	operation		N0 operation	N0 operation	NO	N0 operation
			04	lf skir	and followe	d by 2-word ir	struction:	operation
No	Q2 No	No.	Q4]	Q1	02	Q3	04
operation	operation	operation	operation	Г	No	No	No	No
No	No	No	No		operation	operation	operation	operation
operation	operation	operation	operation		No	No	No	No
Example:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	<u>Exam</u> ţ	operation	operation HERE ZERO	Operation	operation
Before Instruc	ction					NZERO	:	
PC After Instructi CNT	= Address on = CNT - 1	S (HERE)		B	efore Instruc TEMP	tion = on	?	
If CNT PC If CNT PC	= 0; = Address ≠ 0; = Address	S (CONTINUE S (HERE + 2	:)		TEMP If TEMP PC If TEMP PC	= = = =	TEMP – 1, 0; Address (2 0; Address (1	ZERO) NZERO)

INCFSZ	Incremen	Increment f, skip if 0				
Syntax:	INCFSZ f	{,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(f) + 1 \rightarrow de skip if resul	est, t = 0				
Status Affected:	None					
Encoding:	0011	11da	ffff	ffff		
Description:	The conten incremente placed in W placed back If the result which is alr and a NOP i it a 2-cycle If 'a' is '0', t If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 24 Bit-Oriente Literal Offs	ts of regis: d. If 'd' is ' /. If 'd' is ' /. If 'd' is ' in register is '0', the eady fetch is execute instruction he Access he BSR is (default). nd the ext ed, this in: Literal Offs rever f \leq 9: .2.3 "Byte child Instruct	ter 'f' are 0', the re c', the re er 'f' (defi- next inst ied, is dia d instead b. Bank is used to ended in struction set Addre 5 (5Fh). -Oriente tions in 7 for deta	esult is sult is ault). rruction, scarded d, making selected. select the struction operates essing See ed and Indexed ils.		
Words:	1					
Cycles: Q Cycle Activity:	1(2) Note: 3 cy by a	cles if skip 2-word in	and foll struction	owed		
Q1	Q2 Road	Q3 Proces		Q4 Vrito to		
Decode	register 'f'	Data	de	stination		
If skip:	-					
Q1	Q2	Q3		Q4		
No	No	No		No		
operation	operation	operation	on o	peration		
				04		
No	Q2	No		No		
operation	operation	operatio	on oi	peration		
No	No	No		No		
operation	operation	operatio	on o	peration		
Example:	HERE NZERO ZERO	INCFSZ :	CNT,	1, 0		
Before Instruc PC	tion = Address	6 (HERE)				
After Instructio CNT If CNT	on = CNT + 7 = 0;	1				
	= Address $\neq 0$	(ZERO)				
PC	= Address	6 (NZERO))			

INF	SNZ	Incremen	t f, skip if no	ot O
Synt	ax:	INFSNZ f	{,d {,a}}	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Oper	ation:	(f) + 1 \rightarrow de skip if result	est, t ≠ 0	
Statu	is Affected:	None		
Enco	oding:	0100	10da fff	f ffff
Description: 0100 10da 1111 1111 Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, idiscarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selecter instruction. If 'a' is '0', the Access Bank is selecter instruction. If 'a' is '0' and the extended instruction set is enabled, this instruction operater in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ds:	1		
Cycle	es:	1(2) Note: 3 o by	cycles if skip a a 2-word instr	nd followed ruction.
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		register 'f'	Data	destination
IT SK	ip:	00	00	04
	Q1	Q2	Q3	Q4
	operation	operation	operation	operation
lf sk	ip and followe	d by 2-word in	struction:	
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exar</u>	nple:	HERE I ZERO NZERO	INFSNZ REG	, 1, O
	Before Instruc PC	tion = Address	(HERE)	
	REG If REG PC If REG PC	= REG + ⁺ ≠ 0; = Address = 0; = Address	1 G (NZERO) G (ZERO)	

MOVFF	Move f to f			MO	VLB	Move liter	al to low n	ibble	in BSR		
Syntax:	MOVFF 1	f _s ,f _d			Synt	ax:	MOVLB k				
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$			Oper Oper	rands: ration:	$0 \le k \le 255$ k $\rightarrow BSR$	$0 \le k \le 255$ k $\rightarrow BSR$				
Operation: Status Affected:	$(f_s) \rightarrow f_d$				Statu	is Affected:	None				
	None	1			Enco	oding:	0000	0001 00	000	kkkk	
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d	Desc	cription:	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR). The valu of BSR<7:4> always remains '0',				
Description:	moved to Location o in the 409 FFFh) and can also b	destinatio of source ' 6-byte dat d location be anywhe	n register f _s ' can be a a space ((of destinat re from 00	'f _d '. anywhere 000h to tion 'f _d ' 00h to	Word Cycle Q C	ds: es: cycle Activity: Q1	1 1 Q2	Q3	·	Q4	
	FFFh. Either source or destination can be W (a useful special situation).					Decode	Read literal 'k'	Process Data	Wri 'k'	te literal to BSR	
	MOVFF is transferrin peripheral buffer or a The MOVF PCL, TOS destination	particular g a data n register (s n I/O port F instructi U, TOSH n register.	ly useful for nemory loo such as the). on cannot or TOSL a	or cation to a e transmit use the as the	Exar	nple: Before Instruc BSR Reg After Instructio BSR Reg	MOVLB tion gister = 02 on gister = 05	5 h			
Words:	2										
Cycles:	2 (3)										
Q Cvcle Activity:											

,y Clivity

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction REG1 REG2	=	33h 11h
After Instruction		
REG1 REG2	= =	33h 33h

MO\	MOVLW Move literal to W						
Synta	ax:	MOVLW	MOVLW k				
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$				
Oper	ation:	$k\toW$	$k \rightarrow W$				
Statu	is Affected:	None					
Enco	oding:	0000 1110 kkkk kkkk					
Description: The 8-bit literal 'k' is loaded into W.				to W.			
Words: 1							
Cycle	es:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3	Q3		Q4	
	Decode	Read literal 'k'	Proce Dat	Process Data		rite to W	
Example:		MOVLW	5Ah				
After Instruction							
	W	= 5Ah					

MOVWF	Move W	to f			
Syntax:	MOVWF	f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5			
Operation:	$(W) \to f$				
Status Affected:	None				
Encoding:	0110	111a	ffff	ffff	
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Addressing				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data	ess a re	Write egister 'f'	
Example:	MOVWF	REG, O			
Before Instruc	tion				
W	= 4Fh				
REG After Instructio	= FFh				
W REG	= 4Fh = 4Fh				

RET	RETFIE Return from Interrupt						
Synta	ax:	RETFIE {	5}				
Oper	ands:	S ∈ [0,1]	S ∈ [0,1]				
Oper	ation:	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL},$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged.					
Statu	s Affected:	GIE/GIEH,	PEIE/GIE	EL			
Enco	ding:	0000	0000	000	1	000s	
Description: Return from interrupt. Stack is poppe and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, th contents of the shadow registers, WS STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update theore register accurate (default)				popped ed into by iority = 1, the rs, WS, ed into V, pdate of).			
Word	ls:	1	1				
Cycle	es:	2	2				
QC	vcle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	No operation	No operat	ion	PC from Set	OP PC n stack GIEH or GIEL	
	No	No	No			No	
	operation	operation	operat	ion	ор	eration	
Example:		RETFIE	1				
	After Interrupt PC W BSR Status GIE/GIEF	1, PEIE/GIEL	= T = V = B = S = 1	OS VS SRS TATU	SS		

RETLW	Return lite	eral to W		
Syntax:	RETLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow W$, (TOS) $\rightarrow P($ PCLATU, P	C, CLATH ar	e unchai	nged
Status Affected:	None			
Encoding:	0000	1100	kkkk	kkkk
Description:	W is loaded program co of the stack high addres unchanged.	l with the 8 unter is loa (the retur is latch (P	B-bit litera aded from n addres CLATH)	al 'k'. The m the top ss). The remains
Words:	1			
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proces Data	s P fro W	OP PC m stack, rite to W
No	No	No		No
operation	operation	operatio	on op	peration
Example: CALL TABLE	; W contai	ins tabl	e	
:	; offset value ; W now has ; table value			
TABLE				
ADDWF PCL	; W = offs	set		
RETLW k0 RETLW k1 :	; Begin ta ;	able		
·	• End of t	able		

Before Instruction

W	=	07h
After Instruc	tion	
W	=	value of kn

RETURN Return from Subroutine				ne			
Synta	ax:	RETURN	{s}				
Oper	ands:	S ∈ [0,1]					
Oper	ation:	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow Status,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged					
Statu	s Affected:	None					
Enco	ding:	0000	0000 000	001s			
Desc	Description: Return from subroutine. The stack is popped and the top of the stack (TC is loaded into the program counter. 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default)						
Word	ls:	1	1				
Cycle	es:	2	2				
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	No	Process	POP PC			
		operation	Data	from stack			
	No	No	No	No			
	operation	operation	operation	operation			
Exan	<u>nple</u> :	RETURN					
	After Instructio PC = TC	on: DS					

RLCF	Rotate Le	eft f through	Carry				
Syntax:	RLCF f	{,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$					
Status Affected:	C, N, Z						
Encoding:	0011	01da fff	f ffff				
Description.	nie conteil one bit to ti flag. If 'd' is W. If 'd' is 'i in register' If 'a' is '0', selected. If select the 0 If 'a' is '0' a set is enab operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for	The contents of register 'f' are rotated one bit to the left through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Mordo:	1						
Cycles:	1						
	I						
Q Cycle Activity. Q1	02	Q3	Q4				
Decode	Read register 'f'	Process Data	Write to destination				
Example:	RLCF	RLCF REG, 0, 0					
Betore Instruction REG = 1110 0110 C = 0 After Instruction							
REG	= 1110 (0110					
w C	= 1100 1 = 1	100					

Param. No.	Symbol	Characteristic		Min.	Тур.†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү	—	—	ns	
SP71*	TscH	SCK input high time (Slave mo	de)	Tcy + 20	_	_	ns	
SP72*	TscL	SCK input low time (Slave mod	le)	Tcy + 20	_	—	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to	SCK edge	100	—	—	ns	
SP74*	TscH2dlL, TscL2dlL	Hold time of SDI data input to SCK edge		100	—	—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	—	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDO data output fall time		—	10	25	ns	
SP77*	TssH2doZ	SS↑ to SDO output high-impedance		10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	—	10	25	ns	
		(Master mode)	1.8-5.5V	—	25	50	ns	
SP79*	TscF	SCK output fall time (Master m	ode)	—	10	25	ns	
SP80*	TscH2doV,	SDO data output valid after	3.0-5.5V	—	_	50	ns	
	TscL2doV	SCK edge	1.8-5.5V	—	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK edge		Тсу	_	_	ns	
SP82*	TssL2doV	SDO data output valid after SS	↓ edge	_	—	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	—		ns	

TABLE 26-26: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 26-21: I²C BUS START/STOP BITS TIMING



FIGURE 27-5: PIC18LF1XK22 ICOMP – TYPICAL IPD FOR COMPARATOR IN LOW-POWER MODE





