Microchip Technology - PIC18F13K22T-I/SO Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f13k22t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Other Special Features

- **Memory Endurance:** The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. Using a bootloader routine located in the code protected Boot Block, it is possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F1XK22 family introduces an optional extension to the PIC18 instruction set, which adds eight new instructions and an Indexed Addressing mode. This extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides one, two or four modulated outputs for controlling half-bridge and full-bridge drivers. Other features include:
 - Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions
 - Auto-Restart, to reactivate outputs once the condition has cleared
 - Output steering to selectively enable one or more of four outputs to provide the PWM signal.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution.
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit postscaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 26.0 "Electrical Specifications" for time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18(L)F1XK22 family are available in 20-pin packages. Block diagrams for the two groups are shown in Figure 1-1.

The devices are differentiated from each other in the following ways:

- 1. Flash program memory:
 - 8 Kbytes for PIC18(L)F13K22
 - 16 Kbytes for PIC18(L)F14K22

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1 and I/O description are in Table 1-2.





TARI E 2-5.	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES	2
IADLE Z-J.	JUNINIAR I OF REGISTERS ASSOCIATED WITH CLOCK SOURCES	3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG1H	IESO	FCMEN	PCLKEN	PLL_EN	FOSC3	FOSC2	FOSC1	FOSC0	251
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	245
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	246
OSCCON2	—	_	—	—	—	PRI_SD	HFIOFL	LFIOFS	246
OSCTUNE	INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	248
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	—	TMR3IP	—	248
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	—	TMR3IE	_	248
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	_	248
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	246

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators. Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.





5.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 23.0 "Special Features of the CPU" for additional information.

5.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

5.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 5-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification.

EXAMPLE 5-3: DATA EEPROM REFRESH ROUTINE

	CLRF	EEADR	; Start at address 0
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

TABLE 5-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	247
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	247
EECON2	EEPROM Control Register 2 (not a physical register)								
EEDATA	EEPROM Da	ata Register							247
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	245
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCLIP	_	TMR3IP	—	248
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCLIE	_	TMR3IE	—	248
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCLIF	_	TMR3IF	_	248

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

	•. III(2)					-				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0			
OSCFIP	C1IP	C2IP	EEIP	BCLIP	—	TMR3IP	—			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 7	OSCFIP: Osc	illator Fail Inte	rrupt Priority b	oit						
	1 = High prio	rity								
	0 = Low prior	ity								
bit 6	C1IP: Compa	CTIP: Comparator C1 Interrupt Priority bit								
	1 = High priority $0 = 1 ow priority$									
bit 5		2IP: Comparator C2 Interrupt Priority bit								
bit 5	1 = High priority									
	0 = Low priority									
bit 4	EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit									
	1 = High priority									
	0 = Low priority									
bit 3	BCLIP: Bus Collision Interrupt Priority bit									
	1 = High priority									
h it 0		ity La de Da a de a é	01							
Dit 2		ted: Read as								
DIT 1			terrupt Priority	DIT						
	$\perp = \Pi g n prior$	rity itv								
bit 0	Unimplemen	••• ted: Read as '	0'							
	emplomen		~							

REGISTER 7-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

9.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the T0CS bit of the T0CON register. In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 9.3 "Prescaler"). Timer0 incrementing is inhibited for two instruction cycles following a TMR0 register write. The user can work around this by adjusting the value written to the TMR0 register to compensate for the anticipated missing increments.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of the T0CKI pin. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE of the T0CON register; clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements (see Table 26-17) to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

9.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is neither directly readable nor writable (refer to Figure 9-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without the need to verify that the read of the high and low byte were valid. Invalid reads could otherwise occur due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Writing to TMR0H does not directly affect Timer0. Instead, the high byte of Timer0 is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 9-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)





FIGURE 10-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 7	WCOL: Write In Master Tra 1 = A write t transmis 0 = No collis	e Collision Dete <u>insmit mode:</u> to the SSPBUI sion to be start ion	ct bit ⁼ register was ed (must be cl	attempted wheared by softw	nile the I ² C container)	nditions were r	not valid for a		
	 In Slave Transmit mode: 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared by software) 0 = No collision 								
	<u>In Receive m</u> This is a "dor	<u>ode (Master or</u> n't care" bit.	Slave modes)	<u></u>					
bit 6	SSPOV: Receive Overflow Indicator bit								
	In Receive m 1 = A byte is by softwa 0 = No overf	 <u>n Receive mode:</u> 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared by software) 0 = No overflow 							
	<u>In Transmit mode:</u> This is a "don't care" bit in Transmit mode.								
bit 5	SSPEN: Syn	chronous Seria	I Port Enable I	oit					
	1 = Enables t 0 = Disables When enable	the serial port a serial port and ed, the SDA and	nd configures configures the SCL pins mu	the SDA and S se pins as I/O st be properly	SCL pins as the port pins configured as i	e serial port pin nputs.	S		
bit 4	CKP: SCK R	elease Control	bit						
	In Slave mod 1 = Release 0 = Holds clo	<u>In Slave mode:</u> 1 = Release clock 0 = Holds clock low (clock stretch), used to ensure data setup time							
	<u>In Master mo</u> Unused in thi	<u>ide:</u> is mode.							
bit 3-0	SSPM<3:0>: 1111 = I ² C S 1110 = I ² C S 1011 = I ² C F 1000 = I ² C M 0111 = I ² C S 0110 = I ² C S Bit combination	Synchronous S Slave mode, 10- Slave mode, 7-b Firmware Contro Aaster mode, cl Slave mode, 10- Slave mode, 7-b ons not specific	Serial Port Mo bit address with olled Master m ock = Fosc/(4 bit address ot address cally listed here	de Select bits th Start and Sto ode (Slave Idle * (SSPADD + e are either res	op bit interrupts p bit interrupts e) 1)) served or imple	s enabled enabled mented in SPI	mode only.		

REGISTER 14-4: SSPCON1: MSSP CONTROL 1 REGISTER (I²C MODE)

14.3.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 14-12).





15.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (HFINTOSC). However, the HFINTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the HFINTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 2.7.1** "**OSCTUNE Register**" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 15.3.1 "Auto-Baud Detect"**). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

CSRC TX9 TXEN ⁽¹⁾ SYNC SENDB BRGH TRMT TX9D bit 7 bit 0 bit 0 bit 0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 CSRC: Clock Source Select bit Asynchronous mode: Don't care Synchronous mode: ynchronous mode: Don't care ynchronous mode: 0 = Slave mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) i i i bit 6 TX9: 9-bit transmit Enable bit 1 = Selects 8-bit transmission 0 = Selects 8-bit transmission i i i i bit 4 SYNC: EUSART Mode Select bit 1 = Transmit enabled i i i i i bit 3 SENDB: Send Break Character bit Asynchronous mode: i	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0			
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 CSRC: Clock Source Select bit Asynchronous mode: Don't care Don't care Synchronous mode: Don't care Synchronous mode: 1 = Master mode (clock from external source) Bit 6 bit 6 TX9: 9-bit transmission 0 = Slave mode (clock from external source) bit 5 TXEN: Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission 0 = Transmit disabled 0 = Transmit disabled 0 = Transmit disabled 0 = Transmit disabled SENDE: Send Break Character bit 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = High speed 0 = Low speed 2 Synchronous mode: 1 = High speed 0 = Low speed 3 Superionous mode: 1 = TSR empty 0 = TSR till bit 0 TXSD: Ninth bit of Transmit Data <	CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 CSRC: Clock Source Select bit Asynchronous mode: x = Sit is unknown Don't care Synchronous mode: Don't care Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TV9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 9-bit transmission 0 = Selects 9-bit transmission 0 = Selects 8-bit transmission 0 = Transmit disabled bit 4 STVE: EUSART Mode Select bit 1 = Send Synchronous mode 0 = Asynchronous mode 0 = Asynchronous mode 0 = Selects 8-bit transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break on completed Synchronous mode: 0 = Low speed 2 Synchronous mode: Synchronous mode: 0 = Lo	bit 7							bit 0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' ·n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 CSRC: Clock Source Select bit Asynchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Silave mode (clock from external source) bit 6 TS9: 9-bit Transmit Enable bit 1 = Selects 8-bit transmission 0 = Selects 8-bit transmission 0 = Selects 8-bit transmission bit 5 TSEX: Transmit Enable bit 1 = Transmit enable di 1 = Transmit enable bit 1 = Transmit enable bit 1 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit Asynchronous mode: 1 = Synchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Ereak non next transmission (cleared by hardware upon completion) 0 = Synchronous mode: 1 = Sinchronous mode: 1 = Sinchronous mode: bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed bit 2 BRGH: High Baud Rate Select bit 1 = TRSM: Law Character Status bit 1 = TSR empty 0 = TSR full bit 0 TSD: Ninh bit of Transmit Data Can be address/data bit or a parity bit.											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 CSRC: Clock Source Select bit Asynchronous mode: Don't care Synchronous mode: Don't care Synchronous mode: Don't care Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit TransmitEnable bit 1 = Selects 9-bit transmission 0 = Selects 9-bit transmission bit 5 TXEN: Transmit Enable bit(¹) 1 = Transmit enabled 0 = Transmit enabled 0 = Transmit enabled 0 = Transmit enabled 0 = Transmit enabled 0 = Transmit enabled 1 = Synchronous mode bit 4 SYNC: EUSART Mode Select bit Asynchronous mode SENDB: Send Break Character bit 0 = Sive Break to n ext transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: bit 2 BRCH: High Baud Rate Select bit Asynchronous mode: Synchronous mode: 0 = Low speed Synchronous mode: Synchronous mode: Synchronous mode: bit 2 BRCH: High Baud Rate Select bit Asynchronous mode:<	Legend:										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 CSRC: Clock Source Select bit Asynchronous mode: Don't care Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission 0 = Selects 8-bit transmission 0 = Transmit Enable bit 1 = Synchronous mode 0 = Transmit enable bit 1 = Synchronous mode 1 = Synchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode 0 = Siync Break con next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Synchronous mode: 1 = Synchronous mode: bit 3 SENDB: Send Break Character bit Asynchronous mode: 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BROH: High Baud Rate Select bit Asynchronous mode: I = High speed I = Low speed Synchronous mode: 1 = High speed I = Low speed Synchronous mode: I = TSR empty I = TSR empty I = TSR empty I = TSR full <td< td=""><td>R = Readable b</td><td>it</td><td>W = Writable bit</td><td></td><td>U = Unimplem</td><td>ented bit, read as</td><td>'0'</td><td></td></td<>	R = Readable b	it	W = Writable bit		U = Unimplem	ented bit, read as	'0'				
bit 7 CSRC: Clock Source Select bit Asynchronous mode: Don't care Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission 0 = Selects 8-bit transmission 0 = Transmit enable dit ⁴ 1 = Transmit enable dit ⁴ 0 = Transmit fisable dit ⁴ 1 = Transmit enable dit ⁴ 0 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode 1 = Send Sync Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break an next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break transmission completed Synchronous mode bit 2 BRGH: High Baud Rate Select bit Asynchronous mode bit 1 = TSR empty 0 = TSR full bit 0 TXDF: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	-n = Value at PC)R	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn			
bit 7 CSRC: Clock Source Select bit Asynchronous mode:											
Asynchronous mode: Don't care Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission 0 = Selects 8-bit transmission 0 = Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit enabled 0 = Transmit fisabled 0 = Transmit disabled bit 4 Synchronous mode 0 = Asynchronous mode 0 = Asynchronous mode 0 = Synchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: Don't care bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TSD: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	bit 7	CSRC: Clock S	Source Select bit								
Sinchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission 0 = Selects 8-bit transmission 0 = Transmit Enable bit ⁽¹⁾ 1 = Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit fisabled 0 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Transmit disabled bit 3 SENDB: Send Break Character bit Asynchronous mode: Don't care bit 2 BRCH: High Baud Rate Select bit Asynchronous mode: Don't care bit 1 TRMT: Transmit Shift Register Status bit 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TSD: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		Asynchronous	<u>mode</u> :								
1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission bit 5 TXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode 0 = Asynchronous mode 0 = Selects 8-bit transmission (cleared by hardware upon completion) 0 = Synchronous mode: 1 = Synchronous mode: 1 = Synchronous mode: 0 = Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: 1 = TSR empty 0 = TSR full bit 0 TXBU: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		Don't care	odo:								
bit 1 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Slave mode (dlock from external source) bit 6 TX9: 9-bit transmission 0 = Selects 9-bit transmission 0 = Synchronous mode 0 = Asynchronous mode 0 = Asynchronous mode 1 = Sync Break On next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BrGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data		1 = Master m	<u>ioue</u> . ode (clock gener:	ated internally	from BRG)						
bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission bit 5 TXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: 1 = TSR empty 0 = TSR full bit 0 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		0 = Slave mo	de (clock from ex	ternal source)							
1 = Selects 9-bit transmissionbit 5TXEN: Transmit Enable bit(1)1 = Transmit enabled0 = Transmit disabledbit 4SYNC: EUSART Mode Select bit1 = Synchronous mode0 = Asynchronous modebit 3SENDB: Send Break Character bitAsynchronous mode:1 = Synchronous mode:0 = Sync Break no next transmission (cleared by hardware upon completion)0 = Sync Break transmission completedSynchronous mode:Don't carebit 2BRCH: High Baud Rate Select bitAsynchronous mode:1 = High speed0 = Low speedSynchronous mode:1 = TSR empty0 = TSR fullbit 0TSR fullbit 1TSR fullbit 2bit 3TRMT: Transmit Shift Register Status bit1 = TSR empty0 = TSR fullbit 4TXPD: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	bit 6	TX9: 9-bit Tran	smit Enable bit								
bit 5 TXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit enabled 1 = Transmit enabled 0 = Transmit enabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: 1 = Send Sync Break transmission completed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TXSP: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		1 = Selects 9	-bit transmission								
bit 5 TXEN: Transmit Enable bit ⁽¹⁾ 1 = Transmit enabled 0 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TXSP: Ninth bit of Transmit Data Can be address/data bit or a parity bit. 1		0 = Selects 8-	-bit transmission								
1 = Transmit enabled 0 = Transmit disabled bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	bit 5	TXEN: Transmi	it Enable bit ⁽¹⁾								
bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		1 = Transmit e	enabled								
bit 4 STNC: EDSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	bit 4		usableu								
bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	DIL 4	SINU: EUSARI MODE SEIECT DIT									
bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		0 = Asynchror	nous mode								
Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	bit 3	SENDB: Send	Break Character	bit							
1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don't care bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		Asynchronous	mode:								
bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		1 = Send Syn	c Break on next tr	ansmission (c	leared by hardwa	are upon completi	on)				
bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		0 = Sync Break transmission completed									
bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		Don't care	ioue.								
Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	bit 2	BRGH: High Ba	aud Rate Select b	oit							
1 = High speed 0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		Asynchronous	mode:								
0 = Low speed Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		1 = High spee	d								
Synchronous mode: Unused in this mode bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		0 = Low speed	d .								
bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		Synchronous in	<u>node</u>								
bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	hit 1	TPMT. Transmi	it Shift Dogistor S	tatue hit							
bit 0 = TSR full bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.	DICT	1 = TSR empt									
bit 0 TX9D: Ninth bit of Transmit Data Can be address/data bit or a parity bit.		0 = TSR full	5								
Can be address/data bit or a parity bit.	bit 0	TX9D: Ninth bit	t of Transmit Data	l							
		Can be address	s/data bit or a par	ity bit.							

REGISTER 15-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

Note 1: SREN/CREN overrides TXEN in Sync mode.

R-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimple	emented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		ʻ0' = Bit is cl	eared	x = Bit is unkno	own
bit 7	ABDOVF: Au	ito-Baud Detect (Overflow bit				
	1 = Auto-bau	d timer overflowe	d				
	0 = Auto-bau	d timer did not ov	rerflow				
	Synchronous	<u>mode</u> :					
bit 6		ive Idle Flag hit					
bit o	Asynchronou	s mode:					
	1 = Receiver	is Idle					
	0 = Start bit h	as been detected	and the rece	iver is active			
	Don't care	<u>mode</u> .					
bit 5	DTRXP: Data	/Receive Polarity	Select bit				
	Asynchronou:	<u>s mode</u> :					
	1 = Receive o	data (RX) is inver	ted (active-lov	V)			
	0 = Receive c	ata (RX) is not ir mode:	iverted (active	e-nign)			
	1 = Data (DT)) is inverted (activ	/e-low)				
	0 = Data (DT)) is not inverted (a	active-high)				
bit 4	CKTXP: Cloc	k/Transmit Polari	ty Select bit				
	Asynchronous	<u>s mode</u> : for transmit (TX)	is low				
	0 = Idle state	for transmit (TX)	is high				
	Synchronous	mode:	-				
	1 = Data char	nges on the falling	g edge of the	clock and is s	ampled on the risi	ing edge of the cl	lock lock
hit 3	0 = Data Chai	it Baud Rate Cer	perator bit			ing edge of the cl	IUCK
bit b	1 = 16-bit Ba	aud Rate General	tor is used (SF	PBRGH:SPBR	(G)		
	0 = 8-bit Bau	ud Rate Generato	or is used (SPI	BRG)			
bit 2	Unimplemen	ted: Read as '0'					
bit 1	WUE: Wake-	up Enable bit					
	Asynchronou	<u>s mode</u> :	alling adga N	o oborostor u			t on the falling
	± = Receiver edge. Wl	UE will automatic	alling edge. N ally clear on th	ne rising edge		I RUIF WIII DE SE	t on the falling
0 = Receiver is operating normally							
	Synchronous	mode:					
h:+ 0		Doud Data at Er	abla bit				
DIEU	ABDEN: Auto	D-Baud Detect En s mode:	adle dit				
	1 = Auto-Ba	ud Detect mode i	s enabled (cle	ars when auto	b-baud is complete	e)	
	0 = Auto-Bau	ud Detect mode i	s disabled				
	Synchronous	mode:					
	Dont Cale						

REGISTER 15-3: BAUDCON: BAUD RATE CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
MC1OUT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	MC1OUT: Mir	rror Copy of C1	IOUT bit							
bit 6	MC2OUT: Mir	rror Copy of C2	2OUT bit							
bit 5	C1RSEL: Co	mparator C1 R	eference Sele	ct bit						
	1 = FVR route	ed to C1VREF i	nput							
	0 = CVREF/DA	AC1OUT route	d to C1VREF in	iput						
bit 4	C2RSEL: Co	mparator C2 R	eference Sele	ct bit						
	1 = FVR route	L = FVR routed to C2VREF input								
	0 = CVREF/DA	AC1OUT route	d to C2VREF in	iput						
bit 3	C1HYS: Com	C1HYS: Comparator C1 Hysteresis Enable bit								
	1 = Comparator C1 hysteresis enabled									
h # 0		ator CT nystere	esis disabled	- h:t						
DIL Z		iparator C2 Hys								
	1 = Comparator C2 hysteresis enabled									
bit 1	C1SYNC: C1	Output Synch	ronous Mode t	pit						
2	1 = C1 outp	ut is synchrono	ous to rising ed	ae to TMR1 cl	ock					
	0 = C1 outp	ut is asynchror	nous	0						
bit 0	C2SYNC: C2	Output Synch	ronous Mode b	bit						
	1 = C2 outp	ut is synchrond	ous to rising ed	lge to TMR1 cl	ock					
	0 = C2 outp	ut is asynchror	nous							

REGISTER 17-3: CMCON0: COMPARATOR 2 CONTROL REGISTER 1

22.5 Device Reset Timers

PIC18(L)F1XK22 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

22.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18(L)F1XK22 devices is an 11-bit counter which uses the LFINTOSC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the LFINTOSC clock and will vary from chip-to-chip due to temperature and process variation. See **Section 26.0 "Electrical Specifications"** for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

22.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from all power-managed modes that stop the external oscillator.

22.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

22.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 22-3, Figure 22-4, Figure 22-5, Figure 22-6 and Figure 22-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 22-3 through 22-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, all time-outs will expire, after which, bringing $\overline{\text{MCLR}}$ high will allow program execution to begin immediately (Figure 22-5). This is useful for testing purposes or to synchronize more than one PIC18(L)F1XK22 device operating in parallel.

Oscillator	Power-up ⁽²⁾ a	Exit from		
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode	
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	66 ms ⁽¹⁾	_	—	
RC, RCIO	66 ms ⁽¹⁾	—	—	
INTIO1, INTIO2	66 ms ⁽¹⁾	—	—	

TABLE 22-2: TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.

REGISTER A	23-3: CONF	IGZH: CONF	IGURATION	REGISTER			
U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7				·			bit 0
Legend:							
R = Readable	e bit	P = Program	nable bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value wh	en device is un	orogrammed		x = Bit is unk	nown		
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-1	WDTPS<3:0>	: Watchdog Ti	mer Postscale	Select bits			
	1111 = 1:32,7	768					
	1110 = 1:16,3	384					
	1101 = 1:8,1 9	92					
	1100 = 1:4,0 9	96					
	1011 = 1:2,0 4	48					
	1010 = 1:1,02	24					
	1001 = 1:512						
	1000 = 1:256						
	0111 = 1:128						
	0110 = 1:64						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8						
	0010 = 1:4						
	0001 = 1:2						
	0000 = 1:1						
bit 0	WDTEN: Wat	chdog Timer E	nable bit				
	1 = WDT is al	ways enabled	SWDTEN bit	has no effect			
	0 = WDT is co	ontrolled by SV	VDTEN bit of t	he WDTCON r	egister		

ANDWF	NDWF AND W with f		BC		Branch if Carry					
Syntax:	ANDWF f {,d {,a}}		Synta	ax:	BC n					
Operands:	$0 \leq f \leq 255$			Operands:		-128 ≤ n ≤ 127				
	$d \in [0,1]$ $a \in [0,1]$			Oper	Operation:		if CARRY bit is '1' (PC) + 2 + 2n \rightarrow PC			
Operation:	(W) .AND.	(f) \rightarrow dest		Statu	Status Affected:		None			
Status Affected:	N, Z			Enco	ding:	1110	0010 ni	nnn nnnn		
Encoding:	0001	01da ff	ff ffff	Desc	ription:	If the CAR	RY bit is '1', th	en the program		
Description:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed		Word Cycle Q C If Ju	ls: es: ycle Activity: mp: Q1	will branch The 2's co added to th incremente instruction PC + 2 + 2 2-cycle ins 1 1(2) Q2	n mplement num ne PC. Since t ed to fetch the the new add n. This instru truction.	mber '2n' is he PC will have next ress will be ction is then a			
Words:	1				Decode	Read literal	Process Data	Write to PC		
Cvcles:	1				No	No	No	No		
Q Cvcle Activity	:				operation	operation	operation	operation		
Q1	Q2	Q3	Q4	lf No	o Jump:					
Decode	Read	Process	Write to		Q1	Q2	Q3	Q4		
	register 'f'	Data	destination		Decode	Read literal	Process Data	No		
Example:	ANDWF	REG, 0, 0	1	Exan	nple:	HERE	BC 5	operation		
W	= 17h				Before Instruc	ction				
REG = C2h After Instruction			PC = address (HERE) After Instruction If CARRY = 1							
W REG	= 02h = C2h			PC If CARRY PC		= ad Y = 0; = ad	= address (HERE + 12) = 0; = address (HERE + 2)			

ΒZ		Branch if Zero							
Synta	ax:	BZ n							
Operands:		-128 \leq n \leq	127						
Oper	ation:	if ZERO bit (PC) + 2 +	if ZERO bit is '1' (PC) + 2 + 2n \rightarrow PC						
Statu	s Affected:	None	None						
Enco	ding:	1110	1110 0000 nnnn						
Desc	ription:	If the ZERC will branch. The 2's cor added to th have increr instruction, PC + 2 + 2 2-cycle inst	If the ZERO bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction						
Word	ls:	1							
Cycle	es:	1(2)	1(2)						
Q Cycle Activity:									
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Proce Data	ess V a	Vrite to PC				
	No	No	No	ion	No				
If No		operation	operat	.1011	operation				
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Proce Data	ess a	No operation				
Example:		HERE	BZ d	Jump					
Before Instructi PC After Instructior If ZERO PC If ZERO PC		tion = ad on = 1; = ad = 0; = ad	dress (F dress (J dress (F	HERE) Jump) HERE +	2)				

	Subrouti	Subroutine Call				
Syntax:	CALL k {,	s}				
Operands:	$\begin{array}{l} 0 \leq k \leq 104 \\ s \in [0,1] \end{array}$	$0 \le k \le 1048575$ s $\in [0,1]$				
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if s = 1} \\ (W) \rightarrow WS \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$	TOS,):1>, STATUS SRS	S,			
Status Affected:	None					
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kk kkkl	k kkkk ₀ k kkkk ₈		
Mada.	stack. If 's' registers at respective STATUSS update occ 20-bit value CALL is a	= 1, the V re also pu shadow r and BSR surs (defa e 'k' is loa 2-cycle ir	w, Stat ushed i register S. If 's' ult). Th ded int nstructi	us and BSR nto their rs, WS, = 0, no nen, the o PC<20:1> on.		
Words:	2					
Cycles:	2					
Q Cycle Activity:				<i></i>		
Q1 Decode	Q2 Read literal 'k'<7:0>,	PUSH F stac	PC to k	Q4 Read literal 'k'<19:8>, Write to PC		
No operation	No operation	No opera	tion	No operation		
Example:	HERE	CALL	THER	E, 1		
Before Instruct	tion					
PC After Instructio PC	= address n = address	S (HERE) E)			
TOS WS BSRS STATUSS	= address = W = BSR S= Status	S (HERE	+ 4)			

NEGF	Negate f					
Syntax:	NEGF f {,a}					
Operands:	$0 \le f \le 255$ a $\in [0,1]$					
Operation:	$(\overline{f}) + 1 \rightarrow f$					
Status Affected:	N, OV, C, DC, Z					
Encoding:	0110 110a ffff ffff					
Description.	complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles: 1						

NOP		No Operation						
Syntax:		NOP	NOP					
Operands:		None	None					
Oper	ation:	No operati	on					
Statu	s Affected:	None						
Encoding:		0000	0000 0000		0000			
		1111	XXXX	XXX	x	XXXX		
Description:		No operation.						
Words:		1	1					
Cycles:		1						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	No	No		No			
		operation	operation operat			peration		

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4		
Decode	Read	Process	Write		
	register 'f'	Data	register 'f'		

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

© 2009-2016 Microchip Technology Inc.





2: Refer to Table 26-13 for each Oscillator mode's supported frequencies.





TABLE 26-16: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
30	ТмсL	MCLR Pulse Width (low)	2 5	_		μs μs	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V	
31	Twdt	Standard Watchdog Timer Time-out Period (1:16 Prescaler)	10 10	17 17	27 30	ms ms	VDD = 3.3V-5V, -40°C to +85°C VDD = 3.3V-5V	
31A	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10 10	18 18	27 33	ms ms	VDD = 3.3V-5V, -40°C to +85°C VDD = 3.3V-5V	
32	Tost	Oscillator Start-up Timer Period ^(1,2)	—	1024	_	Tosc	(Note 3)	
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms		
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.73	μS		
35	VBOR	Brown-out Reset Voltage	1.75 2.05 2.35 2.65	1.9 2.2 2.5 2.85	2.05 2.35 2.65 3.05	V V V V	BORV = 1.9V ⁽⁵⁾ BORV = 2.2V ⁽⁵⁾ BORV = 2.7V BORV = 2.85V	
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C	
37*	TBORDC	Brown-out Reset DC Response Time	0	3	35	μS	$VDD \leq VBOR$	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

- 2: By design.
- **3:** Period of the slower clock.

4: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

5: PIC18LF1XK22 devices only.