E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f14k22-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC18(L)F1XK22 Family Types

	dex	Program Memory		Data Memory					Ś					
Data Sheet In Data Sheet In	Data Sheet In	Bytes	Words	SRAM (bytes)	Data EEPROM (bytes)	Pins	I/O ⁽¹⁾	10-bit A/D Channels	Comparator	Timers 8-bit/16-bit	ЕССР	dSSM	EUSART	SR Latch
PIC18(L)F13K22	(1)	8K	4K	256	256	20	18	12-ch	2	1/3	1	1	1	Yes
PIC18(L)F14K22	(1)	16K	8K	512	256	20	18	12-ch	2	1/3	1	1	1	Yes

Note 1: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document)

1. DS40001365 PIC18(L)F1XK22 20-Pin Flash Microcontrollers with XLP Technology

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

Pin Diagrams

FIGURE 1: 20-PIN PDIP, SSOP, SOIC



FIGURE 2: 20-PIN QFN (4x4)



FIGURE 3-5: DATA MEMORY MAP FOR PIC18(L)F13K22 DEVICES



3.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 3-5 and Figure 3-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 3.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

3.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

3.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F60h to FFFh). A list of these registers is given in Table 3-1 and Table 3-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 3-1:	SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F1XK22 DEVICES
------------	--

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FD7h	TMR0H	FAFh	SPBRG	F87h	(2)	F5Fh	(2)
FFEh	TOSH	FD6h	TMR0L	FAEh	RCREG	F86h	(2)	F5Eh	(2)
FFDh	TOSL	FD5h	TOCON	FADh	TXREG	F85h	(2)	F5Dh	(2)
FFCh	STKPTR	FD4h	(2)	FACh	TXSTA	F84h	(2)	F5Ch	(2)
FFBh	PCLATU	FD3h	OSCCON	FABh	RCSTA	F83h	(2)	F5Bh	(2)
FFAh	PCLATH	FD2h	OSCCON2	FAAh	(2)	F82h	PORTC	F5Ah	(2)
FF9h	PCL	FD1h	WDTCON	FA9h	EEADR	F81h	PORTB	F59h	(2)
FF8h	TBLPTRU	FD0h	RCON	FA8h	EEDATA	F80h	PORTA	F58h	(2)
FF7h	TBLPTRH	FCFh	TMR1H	FA7h	EECON2 ⁽¹⁾	F7Fh	ANSELH	F57h	(2)
FF6h	TBLPTRL	FCEh	TMR1L	FA6h	EECON1	F7Eh	ANSEL	F56h	(2)
FF5h	TABLAT	FCDh	T1CON	FA5h	(2)	F7Dh	(2)	F55h	(2)
FF4h	PRODH	FCCh	TMR2	FA4h	(2)	F7Ch	(2)	F54h	(2)
FF3h	PRODL	FCBh	PR2	FA3h	(2)	F7Bh	(2)	F53h	(2)
FF2h	INTCON	FCAh	T2CON	FA2h	IPR2	F7Ah	IOCB		
FF1h	INTCON2	FC9h	SSPBUF	FA1h	PIR2	F79h	IOCA		
FF0h	INTCON3	FC8h	SSPADD	FA0h	PIE2	F78h	WPUB		
FEFh	INDF0 ⁽¹⁾	FC7h	SSPSTAT	F9Fh	IPR1	F77h	WPUA		
FEEh	POSTINC0 ⁽¹⁾	FC6h	SSPCON1	F9Eh	PIR1	F76h	SLRCON		
FEDh	POSTDEC0 ⁽¹⁾	FC5h	SSPCON2	F9Dh	PIE1	F75h	(2)		
FECh	PREINC0 ⁽¹⁾	FC4h	ADRESH	F9Ch	(2)	F74h	(2)		
FEBh	PLUSW0 ⁽¹⁾	FC3h	ADRESL	F9Bh	OSCTUNE	F73h	(2)		
FEAh	FSR0H	FC2h	ADCON0	F9Ah	(2)	F72h	(2)		
FE9h	FSR0L	FC1h	ADCON1	F99h	(2)	F71h	(2)		
FE8h	WREG	FC0h	ADCON2	F98h	(2)	F70h	(2)		
FE7h	INDF1 ⁽¹⁾	FBFh	CCPR1H	F97h	(2)	F6Fh	SSPMASK		
FE6h	POSTINC1 ⁽¹⁾	FBEh	CCPR1L	F96h	(2)	F6Eh	(2)		
FE5h	POSTDEC1 ⁽¹⁾	FBDh	CCP1CON	F95h	(2)	F6Dh	CM1CON0		
FE4h	PREINC1 ⁽¹⁾	FBCh	VREFCON2	F94h	TRISC	F6Ch	CM2CON1		
FE3h	PLUSW1 ⁽¹⁾	FBBh	VREFCON1	F93h	TRISB	F6Bh	CM2CON0		
FE2h	FSR1H	FBAh	VREFCON0	F92h	TRISA	F6Ah	_(2)		
FE1h	FSR1L	FB9h	PSTRCON	F91h	_(2)	F69h	SRCON1		
FE0h	BSR	FB8h	BAUDCON	F90h	(2)	F68h	SRCON0		
FDFh	INDF2 ⁽¹⁾	FB7h	PWM1CON	F8Fh	_(2)	F67h	_(2)		
FDEh	POSTINC2 ⁽¹⁾	FB6h	ECCP1AS	F8Eh	_(2)	F66h	_(2)		
FDDh	POSTDEC2 ⁽¹⁾	FB5h	(2)	F8Dh	_(2)	F65h	(2)		
FDCh	PREINC2 ⁽¹⁾	FB4h	(2)	F8Ch	_(2)	F64h	(2)		
FDBh	PLUSW2 ⁽¹⁾	FB3h	TMR3H	F8Bh	LATC	F63h	_(2)		
FDAh	FSR2H	FB2h	TMR3L	F8Ah	LATB	F62h	(2)		
FD9h	FSR2L	FB1h	T3CON	F89h	LATA	F61h	_(2)		
FD8h	STATUS	FB0h	SPBRGH	F88h	(2)	F60h	(2)		

Legend: Unimplemented data memory locations, read as '0',

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
ANSELH	—	—	—	_	ANS11	ANS10	ANS9	ANS8	247
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	244
INTCON2	RABPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RABIP	244
IOCB	IOCB7	IOCB6	IOCB5	IOCB4					247
LATB	LATB7	LATB6	LATB5	LATB4	—	_	—	—	247
PORTB	RB7	RB6	RB5	RB4	—	_	—	—	247
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	246
SLRCON	—	—	—	—	—	SLRC	SLRB	SLRA	247
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	245
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	_	—	_	247
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	246
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	—	247

	TABLE 8-4:	SUMMARY OF	REGISTERS	ASSOCIATED	WITH PORTB
--	------------	------------	-----------	------------	------------

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

TABLE 8-5: PORTC I/O SUMMARY

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RC0/AN4/C2IN+	RC0	0	0	DIG	LATC<0> data output.
		1	I	ST	PORTC<0> data input.
	AN4	1	Ι	ANA	A/D input channel 4.
	C2IN+	1	I	ANA	Comparators C2 noninverting input.
RC1/AN5/	RC1	0	0	DIG	LATC<1> data output.
C12IN1-		1	I	ST	PORTC<1> data input.
	AN5	1	Ι	ANA	A/D input channel 5.
	C12IN1-	1	I	ANA	Comparators C1 and C2 inverting input, channel 1.
RC2/AN6/	RC2	0	0	DIG	LATC<2> data output.
C12IN2-/P1D		1	I	ST	PORTC<2> data input.
	AN6	1	I	ANA	A/D input channel 6.
	C12IN2-	1	I	ANA	Comparators C1 and C2 inverting input, channel 2.
	P1D	0	0	DIG	ECCP1 Enhanced PWM output, channel D.
RC3/AN7/	RC3	0	0	DIG	LATC<3> data output.
C12IN3-/P1C/		1	I	ST	PORTC<3> data input.
PGM	AN7	1	I	ANA	A/D input channel 7.
	C12IN3-	1	I	ANA	Comparators C1 and C2 inverting input, channel 3.
	P1C	0	0	DIG	ECCP1 Enhanced PWM output, channel C.
	PGM	x	I	ST	Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions disabled.
RC4/C2OUT/P1B/	RC4	0	0	DIG	LATC<4> data output.
SRNQ		1	I	ST	PORTC<4> data input.
	C2OUT	0	0	DIG	Comparator 2 output.
	P1B	0	0	DIG	ECCP1 Enhanced PWM output, channel B.
	SRNQ	0	0	DIG	SR Latch inverted output
RC5/CCP1/P1A	RC5	0	0	DIG	LATC<5> data output.
		1	I	ST	PORTC<5> data input.
	CCP1	0	0	DIG	ECCP1 compare or PWM output.
		1	I	ST	ECCP1 capture input.
	P1A	0	0	DIG	ECCP1 Enhanced PWM output, channel A.
RC6/AN8/SS	RC6	0	0	DIG	LATC<6> data output.
		1	I	ST	PORTC<6> data input.
	AN8	1	I	ANA	A/D input channel 8.
	SS	1	I	TTL	Slave select input for SSP (MSSP module)
RC7/AN9/SDO	RC7	0	0	DIG	LATC<7> data output.
		1	Ι	ST	PORTC<7> data input.
	AN9	1	Ι	ANA	A/D input channel 9.
	SDO	0	0	DIG	SPI data output (MSSP module).

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

10.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates the following features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable internal or external clock source and Timer1 oscillator options
- · Interrupt-on-overflow
- Reset on CCP Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 10-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 10-2.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 10-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON of the T1CON register.

REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

Legend:										
R = Readable	bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'						
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 7	RD16: 16-bit	Read/Write Mode Enable b	bit							
	 1 = Enables register read/write of TImer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations 									
bit 6	T1RUN: Time	er1 System Clock Status bit								
	1 = Main sys 0 = Main sys	stem clock is derived from T stem clock is derived from a	ïmer1 oscillator nother source							
bit 5-4	T1CKPS<1:0	>: Timer1 Input Clock Pres	cale Select bits							
	11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value									
bit 3	T1OSCEN: T	imer1 Oscillator Enable bit								
	1 = Timer1 or 0 = Timer1 or The oscillator	scillator is enabled scillator is shut off r inverter and feedback resi	stor are turned off to eliminate	e power drain.						
bit 2	T1SYNC: Tin	ner1 External Clock Input S	ynchronization Select bit							
	When TMR1	<u>CS = 1:</u>								
	1 = Do not sy 0 = Synchror	nchronize external clock in nize external clock input	put							
	When TMR1	<u>CS = 0:</u>								
	This bit is ign	ored. Timer1 uses the inter	nal clock when TMR1CS = 0.							
bit 1	TMR1CS: Tir	ner1 Clock Source Select b	vit (an that visions adves)							
	1 = External 0 = Internal 0	clock from the 113CKI pin	(on the rising edge)							
bit 0	TMR1ON: Til	mer1 On bit								
	1 = Enables	Timer1								
	0 = Stops Tir	mer1								

14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- · Slave mode

14.2 SPI Mode

The SPI mode allows eight bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- · Serial Data Out SDO
- Serial Data In SDI
- Serial Clock SCK

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select – SS

Figure 14-1 shows the block diagram of the MSSP module when operating in SPI mode.



MSSP BLOCK DIAGRAM (SPI MODE)



14.3.2 OPERATION

The MSSP module functions are enabled by setting SSPEN bit of the SSPCON1 register.

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits of the SSPCON1 register allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = (Fosc/(4*(SSPADD + 1))
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRIS bits

Note: To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

14.3.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this \overline{ACK} pulse:

- The Buffer Full bit, BF bit of the SSPSTAT register, is set before the transfer is received.
- The overflow bit, SSPOV bit of the SSPCON1 register, is set before the transfer is received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF of the PIR1 register is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in **Section 26.0 "Electrical Specifications"**.

14.3.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF of the PIR1 register, is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W of the SSPSTAT register must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA of the SSPSTAT register are set).
- 2. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 3. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Receive second (low) byte of address (bits SSPIF, BF and UA are set). If the address matches then the SCL is held until the next step. Otherwise the SCL line is not held.
- 5. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 6. Update the SSPADD register with the first (high) byte of address. (This will clear bit UA and release a held SCL line.)
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address with R/W bit set (bits SSPIF, BF, R/W are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 10. Load SSPBUF with byte the slave is to transmit, sets the BF bit.
- 11. Set the CKP bit to release SCL.

15.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 15-9 for the timing of the Break character sequence.

15.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

FIGURE 15-9: SEND BREAK CHARACTER SEQUENCE Write to TXREG -Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit interrupt Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

15.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 15.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

15.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 15.4.1.6 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 15.4.2.4 Synchronous Slave Reception Set-up
- Set the SYNC and SPEN bits and clear the CSRC bit. Set the TRIS bits corresponding to the RX/DT and TX/CK I/O pins.
- If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the RCIE bit.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 6. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 7. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 8. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
BAUDCON	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16		WUE	ABDEN	247
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RABIE	TMR0IF	INT0IF	RABIF	245
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	248
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	248
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	248
RCREG	EUSART F	Receive Regi	ster						247
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	247
SPBRG	EUSART E	aud Rate Ge	enerator Re	gister, Low	Byte				247
SPBRGH	EUSART Baud Rate Generator Register, High Byte								247
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	247

TABLE 15-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

23.2.1 CONTROL REGISTER

Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.

REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0

SWDTEN: Software Enable or Disable the Watchdog Timer bit⁽¹⁾

1 = WDT is turned on

0 = WDT is turned off (Reset value)



TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG2H	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	253
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	246
WDTCON	_	_	_	—	—	—	—	SWDTEN	246

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

23.3 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC microcontroller devices.

The user program memory is divided into five blocks. One of these is a boot block of 0.5K or 2K bytes, depending on the device. The remainder of the memory is divided into individual blocks on binary boundaries.

Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 23-2 shows the program memory organization for 8, 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 23-3.

TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Mnemonic,		Description		16-Bit Instruction Word				Status	
Opera	ands	Description	Cycles	MSb			LSb	Affected	Notes
LITERAL OPERATIONS									
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	MORY ↔	PROGRAM MEMORY OPERATION	IS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

INCFSZ	Incremen	Increment f, skip if 0				
Syntax:	INCFSZ f	{,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) + 1 \rightarrow de skip if resul	est, t = 0				
Status Affected:	None					
Encoding:	0011	11da	ffff	ffff		
Description:	The conten incremente placed in W placed back If the result which is alr and a NOP i it a 2-cycle If 'a' is '0', t If 'a' is '0', t If 'a' is '0', t GPR bank If 'a' is '0' a set is enabl in Indexed mode wher Section 24 Bit-Oriente Literal Offs	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the ASR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles: Q Cycle Activity:	1(2) Note: 3 cy by a	cles if skip 2-word in	and foll struction	owed		
Q1	Q2 Road	Q3 Proces		Q4 Vrito to		
Decode	register 'f'	Data	de	stination		
If skip:	-					
Q1	Q2	Q3		Q4		
No	No	No		No		
operation	operation	operation	on o	peration		
				04		
No	Q2	No		No		
operation	operation	operatio	on oi	peration		
No	No	No		No		
operation	operation	operatio	on o	peration		
Example:	HERE NZERO ZERO	INCFSZ :	CNT,	1, 0		
Before Instruc PC	tion = Address	6 (HERE)				
After Instructio CNT If CNT	on = CNT + 7 = 0;	1				
	= Address $\neq 0$	(ZERO)				
PC	= Address	6 (NZERO))			

INF	SNZ	Incremen	Increment f, skip if not 0				
Synt	ax:	INFSNZ f	INFSNZ f {,d {,a}}				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(f) + 1 \rightarrow de skip if result	est, t ≠ 0				
Statu	is Affected:	None					
Enco	oding:	0100	10da fff	f ffff			
Desc	pription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instad, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected If 'a' is '0', the Access Bank is selected If 'a' is '0', the Ascess Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	ds:	1					
Cycles: 1(2) Note: 3 cycles if skip and f by a 2-word instructi				nd followed ruction.			
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
		register 'f'	Data	destination			
IT SK	ip:	00	00	04			
	Q1	Q2	Q3	Q4			
	operation	operation	operation	operation			
lf sk	ip and followe	d by 2-word in	struction:				
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exar</u>	nple:	HERE I ZERO NZERO	INFSNZ REG	, 1, O			
	Before Instruc PC	tion = Address	(HERE)				
	REG If REG PC If REG PC	= REG + ⁺ ≠ 0; = Address = 0; = Address	1 G (NZERO) G (ZERO)				

IOR	LW	Inclusive	OR lite	ral with V	N			
Syntax:		IORLW k	IORLW k					
Oper	ands:	$0 \le k \le 255$	5					
Oper	ration:	(W) .OR. k	\rightarrow W					
Statu	is Affected:	N, Z	N, Z					
Enco	oding:	0000	1001	kkkk	kkkk			
Description:		The conter bit literal 'k	The contents of W are ORed with the 8- bit literal 'k'. The result is placed in W.					
Words:		1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proce Dat	ess Wi a	rite to W			
Example:		IORLW	35h					
Before Instruction		tion						
	W	= 9Ah						
	After Instructio	n						
	W	= BFh						

IORWF	Inclusive OR W with f
Syntax:	IORWF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow dest
Status Affected:	N, Z
Encoding:	0001 00da ffff ffff
Description:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1
Q Cycle Activity	
Q1	Q2 Q3 Q4
Decode	ReadProcessWrite toregister 'f'Datadestination
Example:	IORWF RESULT, 0, 1

<u>ampie</u> .	10	RWF			
Before Instruction					
RESULT	=	13h			
W	=	91h			
After Instruction					
RESULT	=	13h			
W	=	93h			

DS40001365F-page 288

MOVLW		Move lite	Move literal to W					
Synta	ax:	MOVLW	MOVLW k					
Oper	ands:	$0 \le k \le 25$	5					
Oper	ation:	$k\toW$						
Statu	is Affected:	None						
Enco	oding:	0000	1110	kkk	k	kkkk		
Desc	ription:	The 8-bit I	The 8-bit literal 'k' is loaded into W.					
Word	ls:	1						
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3	Q3		Q4		
	Decode	Read literal 'k'	Proce Dat	ess a	W	rite to W		
Example:		MOVLW	5Ah					
	After Instruction	on						
	W	= 5Ah						

MOVWF	Move W	to f					
Syntax:	MOVWF	f {,a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Operation:	$(W) \to f$						
Status Affected:	None						
Encoding:	0110	111a	ffff	ffff			
Description:	N: Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select th GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 24.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			'f'. in the selected. select the nstruction operates essing See ed and Indexed ails.			
Words:	1	1					
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce Data	ess a re	Write egister 'f'			
Example:	MOVWF	REG, 0					
Before Instruc	tion						
W	= 4Fh						
REG After Instructio	= FFh						
W REG	= 4Fh = 4Fh						

RCA	LL	Relative C	Call				
Synta	ax:	RCALL n					
Oper	ands:	-1024 ≤ n ≤	1023				
Oper	ation:	(PC) + 2 → (PC) + 2 + 2	TOS, 2n \rightarrow PC	;			
Statu	s Affected:	None					
Enco	oding:	1101	1nnn	nnnr	n nnnn		
Desc	sription: Js:	Subroutine from the cui address (PC stack. Then number '2n' have incren instruction, PC + 2 + 2r 2-cycle instruction 1	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a 2-cycle instruction.				
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	}	Q4		
	Decode	Read literal 'n' PUSH PC to stack	Proce Dat	ass '	Write to PC		
	No	No	No)	No		
	operation	operation	opera	tion	operation		

Example: HERE RCALL Jump

Before Instruction PC = Address (HERE) After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset					
Synta	ax:	RESET	RESET				
Oper	ands:	None					
Operation:		Reset all re affected by	Reset all registers and flags that are affected by a MCLR Reset.				
Statu	is Affected:	All					
Encoding:		0000	0000	1111	1111		
Desc	cription:	This instru execute a	This instruction provides a way to execute a MCLR Reset by software.				
Word	ls:	1	1				
Cycle	es:	1	1				
Q Cycle Activity:							
	Q1	Q2	Q3	3	Q4		
	Decode	Start	No)	No		
		Reset	opera	tion o	peration		

Example:

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RESET

© 2009-2016 Microchip Technology Inc.









FIGURE 26-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 26-17:	TIMER0 AND	TIMER1	EXTERNAL	CLOCK	REQUIREMENTS
--------------	------------	--------	----------	-------	--------------

Standard Operating Conditions (unless otherwise stated)											
Param. No.	Sym.		Characteristic		Min.	Typ.†	Max.	Units	Conditions		
40*	T⊤0H	T0CKI High	n-Pulse Width No Prescaler		0.5 Tcy + 20	_	—	ns			
		With Prescaler		10		_	ns				
41*	41* TT0L		T0CKI Low-Pulse Width No Prescaler		0.5 Tcy + 20		_	ns			
		With		With Prescaler	10	_	_	ns			
42*	Ττ0Ρ	T0CKI Peri	od		d		Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 TCY + 20 -		—	ns			
			Synchronous, with Prescaler		15		_	ns			
			Asynchronous		30		—	ns			
46*	TT1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 TCY + 20	_	—	ns			
			Synchronous, with Prescaler		15	_	—	ns			
			Asynchronous		30	—	—	ns			
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)		
			Asynchronous		60		—	ns			
48	FT1	Timer1 Osc (oscillator e CEN)	illator Input Frequency Range nabled by setting bit T1OS-		32.4	32.76 8	33.1	kHz			
49*	TCKEZTMR1	Delay from Increment	External Clock Edge to Timer		2 Tosc	—	7 Tosc	_	Timers in Sync mode		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 26-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 26-18: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic		Min.	Тур.†	Max.	Units	Conditions
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—		ns	
			With Prescaler	20	_		ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	—		ns	
			With Prescaler	20	_	_	ns	
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u>	_		ns	N = prescale value (1, 4 or 16)
				N				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 26-19: PIC18(L)F1XK22 A/D CONVERTER (ADC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated) Operating temperature: Tested at 25°C									
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions		
AD01	NR	Resolution	—	_	10	bit			
AD02	EIL	Integral Error	_	_	±2	LSb	VREF = 3.0V		
AD03	Edl	Differential Error		_	±1.5	LSb	No missing codes VREF = 3.0V		
AD04	EOFF	Offset Error	_	_	±3	LSb	VREF = 3.0V		
AD05	Egn	Gain Error	—	_	±3	LSb	VREF = 3.0V		
AD06	VREF	Change in Reference Voltage = VREF+ - VREF- ^{(2), (3)}	1.8		Vdd	V	$1.8 \leq \text{VREF+} \leq \text{VDD}$ + 0.3V VSS - $0.3\text{V} \leq \text{VREF-} \leq \text{VREF+}$ - 1.8V		
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V			
AD08	ZAIN	Recommended Impedance of Analog Voltage Source		_	10	kΩ	Can go higher if external 0.01 μF capacitor is present on input pin.		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

3: FVR voltage selected must be 2.048V or 4.096V.