



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf13k22-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.7 Oscillator Control

The Oscillator Control (OSCCON) (Register 2-1) and the Oscillator Control 2 (OSCCON2) (Register 2-2) registers control the system clock and frequency selection options.

# REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-0	R/W-1	R/W-1	R-q	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS <sup>(1)</sup>	HFIOFS	SCS1	SCS0
bit 7							bit 0

Legend:						
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'	q = depends on condition		
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7	<b>IDLEN:</b> 1 = De	Idle Enable bit vice enters Idle mode c	on SLEEP instruction			
		vice enters Sleep mode				
bit 6-4	IRCF<2 111 = 1 110 = 8 101 = 4 100 = 2 011 = 1 010 = 5 001 = 2 000 = 3	: <b>:0&gt;:</b> Internal Oscillator 6 MHz MHz MHz MHz MHz <sup>(3)</sup> 00 kHz 50 kHz 1 kHz <sup>(2)</sup>	Frequency Select bits			
bit 3	<b>OSTS:</b> 1 = De 0 = De	Oscillator Start-up Time vice is running from the vice is running from the	e-out Status bit <sup>(1)</sup> e clock defined by FOSC<2:0> of the CO e internal oscillator (HFINTOSC or LFINT	NFIG1 register OSC)		
bit 2	HFIOFS 1 = HF 0 = HF	: HFINTOSC Frequen INTOSC frequency is s INTOSC frequency is r	cy Stable bit itable iot stable			
bit 1-0	<b>SCS&lt;1</b> : 1x = Int	<b>:0&gt;:</b> System Clock Sele ernal oscillator block	ect bits			

- 01 = Secondary (Timer1) oscillator
- 00 = Primary clock (determined by CONFIG1H[FOSC<3:0>]).
- Note 1: Reset state depends on state of the IESO Configuration bit.
  - 2: Source selected by the INTSRC bit of the OSCTUNE register, see text.
    - 3: Default output frequency of HFINTOSC on Reset.

# 3.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 4.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 5.0 "Data EEPROM Memory"**.

# 3.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte Program Memory (PC) space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

This family of devices contain the following:

- PIC18(L)F13K22: 8 Kbytes of Flash Memory, up to 4,096 single-word instructions
- PIC18(L)F14K22: 16 Kbytes of Flash Memory, up to 8,192 single-word instructions

PIC18 devices have two interrupt vectors and one Reset vector. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for PIC18(L)F1XK22 devices is shown in Figure 3-1. Memory block details are shown in Figure 3-2.

#### FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC18(L)F1XK22 DEVICES

	PC<	20:0>							
CALL, RCALL, RET RETEIE RETLW									
	Stack Level 1								
	Stack Level 31								
	Reset	Vector	0000h						
	High Priority Ir	nterrupt Vector	 0008b						
	Low Priority Ir	nterrupt Vector	0018h						
On-Chip Program Memory 1FFFh	On-Chip Program Memory								
2000h									
PIC18(L)F13K22	3FFFN 4000h								
				ace					
Read 'o'	Read '0'			User Memory Sp					
Read 0	Read 0		1FFFFFh200000h	<u>,                                     </u>					

### FIGURE 3-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

**EXAMPLE INSTRUCTION:** ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

# When 'a' = 0 and $f \ge 60h$ :

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations F60h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.



Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

#### When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



# 7.9 INTx Pin Interrupts

External interrupts on the INT0, INT1 and INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared by software in the Interrupt Service Routine before reenabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP and INT2IP of the INTCON3 register. There is no priority bit associated with INT0. It is always a highpriority interrupt source.

# 7.10 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE of the INTCON register. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP of the INTCON2 register. See **Section 9.0 "Timer0 Module"** for further details on the Timer0 module.

# 7.11 PORTA and PORTB Interrupt-on-Change

An input change on PORTA or PORTB sets flag bit, RABIF of the INTCON register. The interrupt can be enabled/disabled by setting/clearing enable bit, RABIE of the INTCON register. Pins must also be individually enabled with the IOCA and IOCB register. Interrupt priority for PORTA and PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RABIP of the INTCON2 register.

# 7.12 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 3.3 "Data Memory Organization"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 7-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

# EXAMPLE 7-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF MOVFF MOVFF ;	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
; USER IS	SR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTA to clear the mismatch condition (except when PORTA is the source or destination of a MOVFF instruction).
- b) Clear the flag bit, RABIF.

A mismatch condition will continue to set the RABIF flag bit. Reading or writing PORTA will end the mismatch condition and allow the RABIF bit to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After either one of these Resets, the RABIF flag will continue to be set if a mismatch is present.

Note 1: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RABIF interrupt flag may not get set. Furthermore, since a read or write on a port affects all bits of that port, care must be taken when using multiple pins in Interrupt-on-Change mode. Changes on one pin may not be seen while servicing changes on another pin.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTA is only used for the interrupt-on-change feature. Polling of PORTA is not recommended while using the interrupt-on-change feature.

Each of the PORTA pins has an individually controlled weak internal pull-up. When set, each bit of the WPUA register enables the corresponding pin pull-up. When cleared, the RABPU bit of the INTCON2 register enables pull-ups on all pins which also have their corresponding WPUA bit set. When set, the RABPU bit disables all weak pull-ups. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

RA3 is an input only pin. Its operation is controlled by the MCLRE bit of the CONFIG3H register. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation.

**Note:** On a Power-on Reset, RA3 is enabled as a digital input only if Master Clear functionality is disabled.

Pins RA4 and RA5 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 23.1 "Configuration Bits"** for details). When they are not used as port pins, RA4 and RA5 and their associated TRIS and LAT bits read as '0'.

RA<4,2:0> are pins multiplexed with analog inputs. The operation of pins RA<4,2:0> as analog are selected by setting the ANS<3:0> bits in the ANSEL register, which is the default setting after a Power-on Reset.

CLRF PO	RTA ; In ; c	nitialize PORTA by learing output
	; da	ata latches
CLRF LA	TA ; A	lternate method
	; to	o clear output
	; da	ata latches
MOVLW 03	0h ; Va	alue used to
	; iı	nitialize data
	; d:	irection
MOVWF TR	ISA ; Se	et RA<5:4> as output

#### 8.4 **Port Analog Control**

Г

Some port pins are multiplexed with analog functions such as the Analog-to-Digital Converter and comparators. When these I/O pins are to be used as analog inputs it is necessary to disable the digital input buffer to avoid excessive current caused by improper biasing of the digital input. Individual control of the digital input buffers on pins which share analog functions is provided by the ANSEL and ANSELH registers. Setting an ANSx bit high will disable the associated digital input buffer and cause all reads of that pin to return '0' while allowing analog functions of that pin to operate correctly.

The state of the ANSx bits has no affect on digital output functions. A pin with the associated TRISx bit clear and ANSx bit set will still operate as a digital output but the Input mode will be analog.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0
bit 7							bit 0
Lonordi							
Legena:	I		L 14				
R = Readab			DIt		nented bit, re		
-n = Value a	t POR	'1' = Bit is set		$0^{\circ}$ = Bit is cle	eared	x = Bit is unk	nown
hit 7	ANS7. RC3	Analog Select (	Control hit				
Sit 1	1 = Digital in	put buffer of RC	3 is disabled				
	0 = Digital in	put buffer of RC	3 is enabled				
bit 6	ANS6: RC2	Analog Select (	Control bit				
	1 = Digital in	put buffer of RC	2 is disabled				
	0 = Digital in	put buffer of RC	2 is enabled				
bit 5	ANS5: RC1	Analog Select (	Control bit				
	1 = Digital in	put buffer of RC	1 is disabled				
	0 = Digital in	put buffer of RC	1 is enabled				
bit 4	ANS4: RC0	Analog Select (	Control bit				
	1 = Digital in	put buffer of RC	0 is disabled				
	0 = Digital in	put buffer of RC	0 is enabled				
bit 3	<b>ANS3:</b> RA4	Analog Select (	Control bit				
	1 = Digital in	put buffer of RA	4 is disabled				
h:1 0							
DIT 2	ANS2: RA2	Analog Select C					
	1 = Digital in	IPUT DUTTER OF RA	2 is enabled				
bit 1		Analog Soloct (	Control bit				
	1 - Digital in	Analog Select C					
	1 = Digital in 0 = Digital in	put buffer of RA	1 is enabled				
bit 0	ANSO: RAD	Analog Select (	Control bit				
	1 = Digital in	put buffer of RA	0 is disabled				

REGISTER 8-14: ANSEL: ANALOG SELECT REGISTE
---

0 = Digital input buffer of RA0 is enabled

# 14.3.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCL output is forced to '0'. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 14-12).





# 14.3.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 14-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 14-30.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 14-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)







# 15.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRG register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF Interrupt Flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

# 15.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 15-7), and asynchronously if the device is in Sleep mode (Figure 15-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

#### 15.3.3.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

#### Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### <u>WUE Bit</u>

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared by hardware by a rising edge on RX/DT. The interrupt condition is then cleared by software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

# 16.2 ADC Operation

#### 16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will, depending on the ACQT bits of the ADCON2 register, either immediately start the Analog-to-Digital conversion or start an acquisition delay followed by the Analog-to-Digital conversion. Figure 16-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into SLEEP mode before the conversion begins.

Figure 16-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are set to '010' which selects a 4 TAD acquisition time before the conversion starts.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 16.2.9 "A/D Conversion Procedure".

# FIGURE 16-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)

To	CY - TAI	<u>p</u> Tad1	TAD2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	TAD9	TAD10	TAD11	2 TAD
Ì	1	<b>†</b>	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	↑ '
		Conver	sion sta	arts									Discharge
	Holdin	ig capa	citor is	discon	nected	from a	analog i	input (t	ypically	/ 100 n	ıs)		
S	Set GO	bit						$\mathbf{I}$					l
	On the following cycle:												
	ADRESH:ADRESL is loaded, GO bit is cleared, ADIF bit is set, holding capacitor is connected to analog input.												

# FIGURE 16-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



# 16.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 16-5. **The maximum recommended impedance for analog**  **sources is 10 k** $\Omega$ **.** As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

# EQUATION 16-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10kΩ 3.0V VDD TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF= 5µs + TC + [(Temperature - 25°C)(0.05µs/°C)]The value for TC can be approximated with the following equations: $<math display="block">V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$  $V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED}$  $<math display="block">V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \qquad ;combining [1] and [2]$ Solving for TC: TC = -CHOLD(RIC + RSS + RS) ln(1/2047)  $= -13.5pF(1k\Omega + 700\Omega + 10k\Omega) ln(0.0004885)$  = 1.20µs

Therefore:

$$TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 7.45\mu s

Note 1:	The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
2:	The charge holding capacitor (CHOLD) is discharged after each conversion.
3:	The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin

© 2009-2016 Microchip Technology Inc.

leakage specification.

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
MC1OUT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	MC1OUT: Mir	rror Copy of C1	IOUT bit							
bit 6	MC2OUT: Mir	rror Copy of C2	2OUT bit							
bit 5	C1RSEL: Co	mparator C1 R	eference Sele	ct bit						
	1 = FVR route	ed to C1VREF i	nput							
	0 = CVREF/DA	AC1OUT route	d to C1VREF in	iput						
bit 4	C2RSEL: Co	mparator C2 R	eference Sele	ct bit						
	1 = FVR route	ed to C2VREF in	nput							
	0 = CVREF/DA	AC1OUT route	d to C2VREF in	iput						
bit 3	C1HYS: Com	parator C1 Hy	steresis Enable	e bit						
	1 = Compar	ator C1 hyster	esis enabled							
<b>h</b> # 0		ator CT nystere	esis disabled	- h:t						
DIL Z		iparator C2 Hys								
	1 = Compare 0 = Compare 0	ator C2 hyster	esis disabled							
bit 1	C1SYNC: C1	Output Synch	ronous Mode t	pit						
2	1 = C1  outp	ut is synchrono	ous to risina ed	ae to TMR1 cl	ock					
	0 = C1 outp	ut is asynchror	nous	0						
bit 0	C2SYNC: C2	Output Synch	ronous Mode b	bit						
	1 = C2 outp	ut is synchrond	ous to rising ed	lge to TMR1 cl	ock					
	0 = C2  outp	ut is asynchror	nous							

# REGISTER 17-3: CMCON0: COMPARATOR 2 CONTROL REGISTER 1

R/W-0	R/W-1	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0	
IPEN	SBOREN <sup>(1)</sup>		RI	TO	PD	POR <sup>(2)</sup>	BOR	
bit 7	·				·		bit 0	
<b></b>								
Legend:								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value a	at POR	'1' = Bit is set	t	ʻ0' = Bit is cl	eared	x = Bit is unkr	nown	
bit 7	<b>IPEN:</b> Interrup 1 = Enable pri 0 = Disable pr	ot Priority Enal iority levels on iority levels or	ole bit interrupts n interrupts (P	IC16CXXX Co	ompatibility mod	le)		
bit 6	<b>SBOREN:</b> BC <u>If BOREN&lt;1:(</u> 1 = BOR is er 0 = BOR is dis <u>If BOREN&lt;1:(</u> Bit is disabled	PR Software E $P = 01:$ $P = 01:$ $P = 00.10  or$ $P = 00.10  or$ $P = 00  and read as$	nable bit <sup>(1)</sup>			,		
bit 5	Unimplement	ted: Read as '	0'					
bit 4	RI: RESET INS	truction Flag b	bit					
	1 = The RESE 0 = The RESE code-exe	T instruction T instruction cuted Reset o	was not exect was executed ccurs)	uted (set by fin d causing a d	mware or Powe evice Reset (m	r-on Reset) ust be set in fir	mware after a	
bit 3	TO: Watchdog	g Time-out Fla	g bit					
	1 = Set by po 0 = A WDT ti	wer-up, CLRW	DT instruction ed	or sleep inst	truction			
bit 2	PD: Power-do	wn Detection	Flag bit					
	1 = Set by po 0 = Set by ex	wer-up or by t ecution of the	he CLRWDT in SLEEP instru	struction ction				
bit 1	POR: Power-o	on Reset Statu	ıs bit <sup>(2)</sup>					
hit 0	1 = No Power 0 = A Power-o	on Reset occ	urred rred (must be	set in softwar	e after a Power	-on Reset occur	s)	
DIEU		out Reset Stat	us Dit <sup>(e)</sup>	(act by firmus				
	1 = A Brown- 0 = A Brown-	out Reset occ	urred (must b	e set by firmwa	are after a POR	or Brown-out R	leset occurs)	
Note 1:	If SBOREN is enab	oled, its Reset	state is '1'; ot	herwise, it is '	0'.			

# REGISTER 22-1: RCON: RESET CONTROL REGISTER

2: The actual Reset value of POR is determined by the type of device Reset. See the notes following this register and Section 22.6 "Reset State of Registers" for additional information.

3: See Table 22-3.

# 23.2.1 CONTROL REGISTER

Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.

# REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0

SWDTEN: Software Enable or Disable the Watchdog Timer bit<sup>(1)</sup>

1 = WDT is turned on

0 = WDT is turned off (Reset value)



#### TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CONFIG2H	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	253
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	246
WDTCON	_	_	_	—	—	—	—	SWDTEN	246

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

# 23.3 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC microcontroller devices.

The user program memory is divided into five blocks. One of these is a boot block of 0.5K or 2K bytes, depending on the device. The remainder of the memory is divided into individual blocks on binary boundaries.

Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 23-2 shows the program memory organization for 8, 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 23-3.

# PIC18(L)F1XK22



	PIC18I F1XK22		Standard Operating Conditions (unless otherwise stated)						
	(K00	Standard Operating Conditions (unless otherwise stated)							
PIC18F17	(K22	otanuc							
Param. No.	Device Characteristics	Тур.	Max.	Units	Conditions				
D008	Supply Current (IDD) <sup>(1, 2, 4, 5)</sup>	6	9	μA	-40°C				
		7	10	μA	+25°C				
		8	14	μA	+85°C	VDD - 1.0V	(4)		
		11	17	μA	+125°C		FOSC = 31 kHz <sup>(+)</sup>		
D008A		11	15	μA	-40°C		LFINTOSC source)		
		12	16	μA	+25°C	Vpp = 3.0V			
		13	25	μA	+85°C	VDD - 3.0V			
		17	28	μA	+125°C				
D008		22	45	μA	-40°C				
		23	48	μΑ	+25°C	Vpp = 2 3V			
		25	50	μA	+85°C	VDD - 2.3V			
		28	55	μA	+125°C				
D008A		25	50	μA	-40°C		<b>Ease</b> 04 (4)		
		27	55	μA	+25°C	$V_{DD} = 3.0V$	( <b>RC_RUN</b> mode, LFINTOSC source)		
		30	60	μA	+85°C	100 0.00			
		32	75	μA	+125°C				
D008B		30	55	μA	-40°C				
		33	60	μA	+25°C	VDD = 5 0V			
		37	65	μA	+85°C	100 0.01			
		40	80	μA	+125°C				
D009		0.4	0.5	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 1 MHz		
D009A		0.6	0.8	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode, HFINTOSC source)		
D009		0.45	0.55	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 1 MHz		
D009A		0.60	0.82	mA	-40°C to +125°C	VDD = 3.0V	(RC_RUN mode,		
D009B		0.80	1.0	mA	-40°C to +125°C	VDD = 5.0V	HFINTOSC source)		
D010		1.9	2.5	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 16 MHz		
D010A		3.5	4.4	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode, HF-INTOSC source)		
D010		2.4	3.5	mA	-40°C to +125°C	VDD = 2.3V	$F_{OSC} = 16 \text{ MHz}$		
D010A		3.5	4.6	mA	-40°C to +125°C	VDD = 3.0V	( <b>RC_RUN</b> mode,		
D010B		3.7	4.7	mA	-40°C to +125°C	VDD = 5.0V	HF-INTOSC source)		

# TABLE 26-2: RC RUN SUPPLY CURRENT

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: When a single temperature range is provided for a parameter, the specification applies to both industrial and extended temperature devices.

# PIC18(L)F1XK22





# TABLE 26-24: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US120	TCKH2DTV	<u>SYNC XMIT (Master and Slave)</u> Clock high to data-out valid	3.0-5.5V	—	80	ns			
			1.8-5.5V	—	100	ns			
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	—	45	ns			
		(Master mode)	1.8-5.5V	—	50	ns			
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	—	45	ns			
			1.8-5.5V	—	50	ns			

# FIGURE 26-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



# TABLE 26-25: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK $\downarrow$ (DT hold time)	10		ns		
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15		ns		

# 27.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.

# Package Marking Information (Continued)

20-Lead SOIC (7.50 mm)



20-Lead QFN (4x4x0.9 mm)



Example



Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	In the even be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information.

# 28.2 Package Details

The following sections give the technical details of the packages.

# 20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		.100 BSC		
Top to Seating Plane	А	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	-	
Shoulder to Shoulder Width	E	.300	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.980	1.030	1.060	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	_	_	.430	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B