



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 48MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                       |
| Number of I/O              | 17  |
| Program Memory Size        | 16KB (8K x 16)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 512 x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V   |
| Data Converters            | A/D 12x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-VFQFN Exposed Pad  |
| Supplier Device Package    | 20-QFN (4x4)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf14k22-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 1-1: DEVICE FEATURES FOR THE PIC18(L)F1XK22 (20-PIN DEVICES)

|                                       | · · ·          | , ,                            | ,                           | 1               |  |  |
|---------------------------------------|----------------|--------------------------------|-----------------------------|-----------------|--|--|
| Features                              | PIC18F13K22    | PIC18LF13K22                   | PIC18F14K22                 | PIC18LF14K22    |  |  |
| Voltage Range (1.8 - 5.5V)            | 2.3-5.5V       | 1.8V-3.6V                      | 2.3-5.5V                    | 1.8V-3.6V       |  |  |
| Program Memory (Bytes)                | 8              | ВК                             | 10                          | δK              |  |  |
| Program Memory (Instructions)         | 4096 8192      |                                |                             |                 |  |  |
| Data Memory (Bytes)                   | 2              | 56                             | 512                         |                 |  |  |
| Operating Frequency                   |                | DC – 6                         | 4 MHz                       |                 |  |  |
| Interrupt Sources                     |                | 3                              | 0                           |                 |  |  |
| I/O Ports                             | Ports A, B, C  |                                |                             |                 |  |  |
| Timers                                | 4              |                                |                             |                 |  |  |
| Enhanced Capture/ Compare/PWM Modules |                |                                | 1                           |                 |  |  |
| Serial Communications                 |                | MSSP, Enha                     | nced USART                  |                 |  |  |
| 10-Bit Analog-to-Digital Module       |                | 12 Input                       | Channels                    |                 |  |  |
| Resets (and Delays)                   | POR, BOR, RESI | ET Instruction, Stacl<br>(PWR] | Full, Stack Under<br>, OST) | flow, MCLR, WDT |  |  |
| Instruction Set                       | 75 Instru      | ctions, 83 with Exte           | nded Instruction Se         | t Enabled       |  |  |
| Packages                              |                | 20-Pin PDIP,<br>QFN (4x4       | SSOP, SOIC<br>Ix0.9mm)      |                 |  |  |

#### TABLE 1-2:PIC18(L)F1XK22 PIN SUMMARY (CONTINUED)

| NumberNumberPin NamePin<br>S<br>S<br>GPin<br>L<br>S<br>S<br>GPin<br>TypeBuffer<br>TypeDescriptionRB5/AN11/RX/DT129IIDigital I/ORB5/AN11/RX/DT129I/OTLL<br>AnalogDigital I/O<br>ADC channel 11<br>EUSART asynchronous receive<br>EUSART synchronous data (see related RX/TX)RB6/SCK/SCL118IDigital I/O<br>STRB6/SCK/SCL118IRB6118ISCL107I   |        |
|--|--------|
| Pin Name $\overline{\frac{b}{0}}$<br>$\overline{\frac{b}{0}}$<br>$\overline{\frac{c}{0}}$<br>$\overline{\frac{c}{0}}$<br>$\overline{\frac{c}{0}}$<br>$\overline{\frac{c}{0}}$<br>$\overline{\frac{c}{0}}$ Pin<br>$\overline{\frac{r}{ype}}$ Buffer<br>$\overline{rype}$ DescriptionRB5/AN11/RX/DT<br>RB5<br>AN11<br>RX<br>DT1291/0TLL<br>Analog<br>ADC channel 11<br>EUSART asynchronous receive<br>EUSART synchronous data (see related RX/TX)RB6/SCK/SCL<br>RB6<br>SCL1181RB6/SCK/SCL<br>SCL1181DT1181RB6/SCK/SCL<br>SCL11710  |        |
| RB5/AN11/RX/DT     12     9     I/O     TLL     Digital I/O       RB5     AN11     I     Analog     ADC channel 11       RX     I     ST     EUSART asynchronous receive       DT     I/O     ST     EUSART synchronous data (see related RX/TX)       RB6/SCK/SCL     11     8     I/O       RB6     I/O     TLL     Digital I/O       SCK     I/O     ST     EUSART synchronous data (see related RX/TX)       RB7/SCK/SCL     11     8     I/O       RB6     I/O     ST     Synchronous serial clock input/output for SPI mode       SCL     I/O     ST     Synchronous serial clock input/output for I <sup>2</sup> C mode |        |
| RB5     I/O     TLL     Digital I/O       AN11     I     Analog     ADC channel 11       RX     I     ST     EUSART asynchronous receive       DT     I/O     ST     EUSART synchronous data (see related RX/TX)       RB6/SCK/SCL     11     8     I/O       RB6     I/O     TLL     Digital I/O       SCK     I/O     TLL     Digital I/O       SCL     I/O     ST     Synchronous serial clock input/output for SPI mode       DRZ/TX/CK     10     7     I/O   |        |
| RB6/SCK/SCL     11     8     I/O     TLL     Digital I/O       RB6     I/O     TLL     Digital I/O     Synchronous serial clock input/output for SPI mode       SCK     I/O     ST     Synchronous serial clock input/output for I <sup>2</sup> C mode       SCL     10     7  |        |
| RB6     I/O     TLL     Digital I/O       SCK     I/O     ST     Synchronous serial clock input/output for SPI mode       SCL     I/O     ST     Synchronous serial clock input/output for I <sup>2</sup> C mode   |        |
| SCK     I/O     ST     Synchronous serial clock input/output for SP1 mode       SCL     I/O     ST     Synchronous serial clock input/output for I <sup>2</sup> C mode   | _      |
|  | ;<br>; |
|  |        |
| RB7 I/O TLL Digital I/O  |        |
| TX O CMOS EUSART asynchronous transmit   |        |
| CK I/O ST EUSART synchronous clock (see related RX/DT)   |        |
| RC0/AN4/C2IN+ 16 13 RC0 ST Digital I/O   |        |
| AN4 I Analog ADC channel 4   |        |
| C2IN+ I Analog Comparator C2 noninverting input  |        |
| RC1/AN5/C12IN-<br>PC1  15 12  15 12  15 12  15 12  15 12  15 12 1 15 12 1 1 1 1  |        |
| AN5 I Analog ADC channel 5   |        |
| C12IN- I Analog Comparator C1 and C2 inverting input   |        |
| RC2/AN6/C12IN2-/P1D 14 11  |        |
| AN6  |        |
| C12IN2- I Analog Comparator C1 and C2 inverting input  |        |
| P1D O CMOS Enhanced CCP1 PWM output  |        |
| RC3/AN7/C12IN3-/P1C/PGM 7 4 RC3  |        |
| AN7 I Analog ADC channel 7   |        |
| C12IN3- I Analog Comparator C1 and C2 inverting input  |        |
| PGM I/O ST Low-Voltage ICSP Programming enable pin   |        |
| RC4/C2OUT/P1B/SRNQ 6 3   |        |
| RC4 I/O ST Digital I/O   |        |
| C2OUT O CMOS Comparator C2 output  |        |
| SRNQ O CMOS SR latch inverted output   |        |
| RC5/CCP1/P1A 5 2   |        |
| RC5 I/O ST Digital I/O<br>CCP1 I/O ST Conture 1 input/Compare 1 output/PW/M 1 output   |        |
| P1A O CMOS Enhanced CCP1 PWM output  |        |
| RC6/AN8/SS 8 5   |        |
| RC6 I/O ST Digital I/O   |        |
| SS I I TTL SPI slave select input  |        |
| RC7/AN9/SDO 9 6  |        |
| RC7 I/O ST Digital I/O   |        |
| ANY I Analog ADC channel 9<br>SDO O CMOS SPI data out  |        |
| Vss 20 17 P — Ground reference for logic and I/O pins  |        |
| VDD     1     18     P     —     Positive supply for logic and I/O pins  |        |
| Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output  |        |
| ST = Schmitt Trigger input I = Input   |        |
| O = Output P = Power<br>XTAI = Crystal Oscillator  |        |





| TARI E 2-5. | SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES    | 2 |
|-------------|---|---|
| IADLE Z-J.  | JUNINIAR I OF REGISTERS ASSOCIATED WITH CLOCK SOURCES | 3 |

| Name     | Bit 7    | Bit 6     | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1  | Bit 0  | Reset<br>Values on<br>page |
|----------|----------|-----------|---------|---------|---------|--------|--------|--------|----------------------------|
| CONFIG1H | IESO     | FCMEN     | PCLKEN  | PLL_EN  | FOSC3   | FOSC2  | FOSC1  | FOSC0  | 251                        |
| INTCON   | GIE/GIEH | PEIE/GIEL | TMR0IE  | INT0IE  | RABIE   | TMR0IF | INT0IF | RABIF  | 245                        |
| OSCCON   | IDLEN    | IRCF2     | IRCF1   | IRCF0   | OSTS    | HFIOFS | SCS1   | SCS0   | 246                        |
| OSCCON2  | —        | _         | —       | —       | —       | PRI_SD | HFIOFL | LFIOFS | 246                        |
| OSCTUNE  | INTSRC   | PLLEN     | TUN5    | TUN4    | TUN3    | TUN2   | TUN1   | TUN0   | 248                        |
| IPR2     | OSCFIP   | C1IP      | C2IP    | EEIP    | BCLIP   | —      | TMR3IP | —      | 248                        |
| PIE2     | OSCFIE   | C1IE      | C2IE    | EEIE    | BCLIE   | —      | TMR3IE | _      | 248                        |
| PIR2     | OSCFIF   | C1IF      | C2IF    | EEIF    | BCLIF   | _      | TMR3IF | _      | 248                        |
| T1CON    | RD16     | T1RUN     | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 246                        |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators. Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

| EAAIVIFLE 4-3. | VVRIII | ING TO FLASH FROGR  | (AWI WEWORT (CONTINUED)                 |
|----------------|--------|---------------------|---|
|                | DECFSZ | COUNTER             | ; loop until holding registers are full |
|                | BRA    | WRITE_WORD_TO_HREGS |   |
| PROGRAM_MEMORY |        |                     |   |
|                | BSF    | EECON1, EEPGD       | ; point to Flash program memory         |
|                | BCF    | EECON1, CFGS        | ; access Flash program memory           |
|                | BSF    | EECON1, WREN        | ; enable write to memory                |
|                | BCF    | INTCON, GIE         | ; disable interrupts                    |
|                | MOVLW  | 55h                 |   |
| Required       | MOVWF  | EECON2              | ; write 55h                             |
| Sequence       | MOVLW  | 0AAh                |   |
|                | MOVWF  | EECON2              | ; write OAAh                            |
|                | BSF    | EECON1, WR          | ; start program (CPU stall)             |
|                | DCFSZ  | COUNTER2            | ; repeat for remaining write blocks     |
|                | BRA    | WRITE_BYTE_TO_HREGS | ;                                       |
|                | BSF    | INTCON, GIE         | ; re-enable interrupts                  |
|                | BCF    | EECON1, WREN        | ; disable write to memory               |
|                |        |                     |   |

MUDITING TO FLACU BROODAM MEMORY (CONTINUED)

#### 4.5.2 WRITE VERIFY

EVANDLE 4 2.

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

### 4.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed <u>if needed</u>. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the WRERR bit will be set which the user can check to decide whether a rewrite of the location(s) is needed.

#### 4.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 23.0** "**Special Features of the CPU**" for more detail.

#### 4.6 Flash Program Operation During Code Protection

See Section 23.3 "Program Verification and Code Protection" for details on code protection of Flash program memory.

| Name    | Bit 7  | Bit 6         | Bit 5                           | Bit 4         | Bit 3         | Bit 2        | Bit 1        | Bit 0      | Reset<br>Values on<br>page |
|---------|--|---------------|---------------------------------|---------------|---------------|--------------|--------------|------------|----------------------------|
| EECON1  | EEPGD  | CFGS          | —                               | FREE          | WRERR         | WREN         | WR           | RD         | 247                        |
| EECON2  | EEPROM C   | Control Regis | ster 2 (not                     | a physical r  | egister)      |              |              |            | 247                        |
| INTCON  | GIE/GIEH PEIE/GIEL TMROIE INTOIE RABIE TMROIF INTOIF RABIF |               |                                 |               |               |              |              | 245        |                            |
| IPR2    | OSCFIP   | C1IP          | C1IP C2IP EEIP BCLIP — TMR3IP — |               |               |              |              |            | 248                        |
| PIE2    | OSCFIE   | C1IE          | C2IE                            | EEIE          | BCLIE         | _            | TMR3IE       | _          | 248                        |
| PIR2    | OSCFIF   | C1IF          | C2IF                            | EEIF          | BCLIF         | _            | TMR3IF       | _          | 248                        |
| TABLAT  | Program M  | emory Table   | Latch                           |               |               |              |              |            | 245                        |
| TBLPTRL | Program M  | emory Table   | Pointer L                       | ow Byte (TB   | LPTR<7:0>     | )            |              |            | 245                        |
| TBLPTRU |  | _             | bit 21                          | Program Me    | emory Table F | Pointer Uppe | r Byte (TBLP | TR<20:16>) | 245                        |
| TBPLTRH | Program M  | emory Table   | Pointer H                       | ligh Byte (TE | BLPTR<15:8    | >)           |              |            | 245                        |

 TABLE 4-3:
 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.



#### FIGURE 10-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)

### 11.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- · Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 11-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON of the T2CON register, to minimize power consumption.

A simplified block diagram of the module is shown in Figure 11-1.

#### 11.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see **Section 11.2 "Timer2 Interrupt"**).

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

| U-0              | R/W-0                | R/W-0             | R/W-0          | R/W-0            | R/W-0            | R/W-0           | R/W-0   |  |  |
|------------------|----------------------|-------------------|----------------|------------------|------------------|-----------------|---------|--|--|
| _                | T2OUTPS3             | T2OUTPS2          | T2OUTPS1       | T2OUTPS0         | TMR2ON           | T2CKPS1         | T2CKPS0 |  |  |
| bit 7            |                      |                   |                |                  |                  |                 | bit 0   |  |  |
|                  |                      |                   |                |                  |                  |                 |         |  |  |
| Legend:          |                      |                   |                |                  |                  |                 |         |  |  |
| R = Readable bit |                      | W = Writable      | bit            | U = Unimpler     | nented bit, read | l as '0'        |         |  |  |
| -n = Value at P  | OR                   | '1' = Bit is set  |                | '0' = Bit is cle | ared             | x = Bit is unkr | nown    |  |  |
|                  |                      |                   |                |                  |                  |                 |         |  |  |
| bit 7            | Unimplement          | ted: Read as '    | )'             |                  |                  |                 |         |  |  |
| bit 6-3          | T2OUTPS<3:           | 0>: Timer2 Out    | tput Postscale | Select bits      |                  |                 |         |  |  |
|                  | 0000 = 1:1 Pc        | ostscale          |                |                  |                  |                 |         |  |  |
|                  | 0001 = 1:2 Po        | ostscale          |                |                  |                  |                 |         |  |  |
|                  | •                    |                   |                |                  |                  |                 |         |  |  |
|                  | •                    |                   |                |                  |                  |                 |         |  |  |
|                  | 1111 = 1:16 F        | Postscale         |                |                  |                  |                 |         |  |  |
| bit 2            | TMR2ON: Tim          | ner2 On bit       |                |                  |                  |                 |         |  |  |
|                  | 1 = Timer2 is        | on                |                |                  |                  |                 |         |  |  |
|                  | 0 = Timer2 is        | off               |                |                  |                  |                 |         |  |  |
| bit 1-0          | T2CKPS<1:0           | >: Timer2 Cloc    | k Prescale Se  | lect bits        |                  |                 |         |  |  |
|                  | 00 = Prescale        | eris 1            |                |                  |                  |                 |         |  |  |
|                  | $U \perp = Prescale$ | n is 4<br>Aris 16 |                |                  |                  |                 |         |  |  |
|                  |                      |                   |                |                  |                  |                 |         |  |  |

#### REGISTER 11-1: T2CON: TIMER2 CONTROL REGISTER

#### 13.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCP1/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 13-6). This mode can be used for half-bridge applications, as shown in Figure 13-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the PDC<6:0> bits of the PWM1CON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 13.4.6 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.

#### FIGURE 13-6: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



#### FIGURE 13-7: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 14.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

#### 14.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master mode
  - Slave mode (with general address call)

The  $I^2C$  interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- · Slave mode

#### 14.2 SPI Mode

The SPI mode allows eight bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- · Serial Data Out SDO
- Serial Data In SDI
- Serial Clock SCK

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select – SS

Figure 14-1 shows the block diagram of the MSSP module when operating in SPI mode.



MSSP BLOCK DIAGRAM (SPI MODE)



| R/W-0      | R/W-0                                 | R-0                                   | R-0                          | R-0                       | R-0                   | R-0               | R-0      |
|------------|---------------------------------------|---------------------------------------|------------------------------|---------------------------|-----------------------|-------------------|----------|
| SMP        | CKE                                   | D/Ā                                   | P <sup>(1)</sup>             | S <sup>(1)</sup>          | R/W <sup>(2, 3)</sup> | UA                | BF       |
| bit 7      |                                       |                                       |                              |                           |                       |                   | bit 0    |
|            |                                       |                                       |                              |                           |                       |                   |          |
| Legend:    |                                       |                                       |                              |                           |                       |                   |          |
| R = Reada  | able bit                              | W = Writable                          | bit                          | U = Unimpler              | mented bit, rea       | d as '0'          |          |
| -n = Value | at POR                                | '1' = Bit is set                      |                              | '0' = Bit is cle          | ared                  | x = Bit is unkn   | iown     |
|            |                                       |                                       |                              |                           |                       |                   |          |
| DIT 7      | <b>SIMP:</b> SIEW R                   | ale Control bit                       |                              |                           |                       |                   |          |
|            | 1 = Slew rate                         | e control disabl                      | led for standar              | d Speed mode              | (100 kHz and          | 1 MHz)            |          |
|            | 0 = Slew rate                         | e control enabl                       | ed for High-Sp               | eed mode (400             | ) kHz)                | ·                 |          |
| bit 6      | CKE: SMBus                            | Select bit                            |                              |                           |                       |                   |          |
|            | <u>In Master or s</u><br>1 = Enable S | <u>Slave mode:</u><br>MBus specific i | inputs                       |                           |                       |                   |          |
|            | 0 = Disable S                         | SMBus specific                        | inputs                       |                           |                       |                   |          |
| bit 5      | D/A: Data/Ad                          | ldress bit                            |                              |                           |                       |                   |          |
|            | In Master mo                          | de:                                   |                              |                           |                       |                   |          |
|            | Reserved.                             | -                                     |                              |                           |                       |                   |          |
|            | 1 = Indicates                         | <u>e:</u><br>that the last by         | /te received or              | transmitted wa            | as data               |                   |          |
|            | 0 = Indicates                         | that the last by                      | te received wa               | as an address             |                       |                   |          |
| bit 4      | P: Stop bit <sup>(1)</sup>            |                                       |                              |                           |                       |                   |          |
|            | 1 = Indicates                         | that a Stop bit                       | has been dete                | ected last                |                       |                   |          |
|            | 0 = Stop bit w                        | vas not detecte                       | diast                        |                           |                       |                   |          |
| bit 3      | S: Start bit <sup>(1)</sup>           |                                       |                              |                           |                       |                   |          |
|            | 1 = Indicates<br>0 = Start bit w      | that a Start bit<br>vas not detecte   | has been dete<br>d last      | ected last                |                       |                   |          |
| bit 2      | <b>R/W</b> : Read/W                   | Vrite Informatio                      | n bit (I <sup>2</sup> C mode | e only) <sup>(2, 3)</sup> |                       |                   |          |
|            | In Slave mod                          | <u>e:</u>                             |                              |                           |                       |                   |          |
|            | 1 = Read<br>0 = Write                 |                                       |                              |                           |                       |                   |          |
|            | In Master mo                          | de:                                   |                              |                           |                       |                   |          |
|            | 1 = Transmit                          | is in progress                        |                              |                           |                       |                   |          |
|            | 0 = Transmit                          | is not in progre                      | ess                          |                           |                       |                   |          |
| bit 1      | UA: Update A                          | Address bit (10                       | -bit Slave mod               | e only)                   |                       |                   |          |
|            | 1 = Indicates                         | that the user n                       | eeds to updated              | e the address i           | n the SSPADD          | register          |          |
| bit 0      | BF: Buffer Fu                         | ull Status bit                        |                              |                           |                       |                   |          |
|            | In Transmit m                         | node:                                 |                              |                           |                       |                   |          |
|            | 1 = SSPBUF                            | is full                               |                              |                           |                       |                   |          |
|            | 0 = SSPBUF                            | is empty                              |                              |                           |                       |                   |          |
|            | 1 = SSPBUF                            | is full (does no                      | t include the $\overline{A}$ | CK and Stop h             | oits)                 |                   |          |
|            | 0 = SSPBUF                            | is empty (does                        | not include th               | e ACK and Sto             | op bits)              |                   |          |
| Note 1:    | This bit is cleared                   | on Reset and                          | when SSPEN                   | is cleared.               |                       |                   |          |
| 2:         | This bit holds the l                  | R/W bit information                   | ation following              | the last addres           | s match. This I       | bit is only valid | from the |

#### REGISTER 14-3: SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE)

2: This bit holds the R/W bit information following the last address match. This address match to the next Start bit, Stop bit or not ACK bit.

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the Master mode is active.





The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCTL)

These registers are detailed in Register 15-1, Register 15-2 and Register 15-3, respectively.

For all modes of EUSART operation, the TRIS control bits corresponding to the RX/DT and TX/CK pins should be set to '1'. The EUSART control will automatically reconfigure the pin from input to output, as needed.

#### **Register Definitions: FVR Control** 20.3

| REGISTER 2   | 0-1: VREF   | CON0: FIXEL  |               | REFERENC   | E CONTROL | REGISTER         |              |  |  |  |
|--|---|--|---------------|------------|-----------|------------------|--------------|--|--|--|
| R/W-0  | R/W-0   | R/W-0  | R/W-1         | U-0        | U-0       | U-0              | U-0          |  |  |  |
| FVR1EN   | FVR1ST  | FVR1   | FVR1S<1:0>    |            |           | —                | —            |  |  |  |
| bit 7  |   |  |               |            |           |                  | bit 0        |  |  |  |
| Legend:  |   |  |               |            |           |                  |              |  |  |  |
| R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0' |   |  |               |            |           |                  |              |  |  |  |
| u = Bit is unchanged $x = Bit$ is unknown $-n/n = Value$ at POR and BOF  |   |  |               |            |           | R/Value at all o | other Resets |  |  |  |
| '1' = Bit is set '0' = Bit is cleared                                    |   |  |               |            |           |                  |              |  |  |  |
| bit 7<br>bit 6   | <b>FVR1EN:</b> Fix<br>0 = Fixed Vo<br>1 = Fixed Vo<br><b>FVR1ST:</b> Fixe<br>0 = Fixed Vo<br>1 = Fixed Vo<br><b>EVR1S:</b> 4:00   | <ul> <li>FVR1EN: Fixed Voltage Reference Enable bit</li> <li>0 = Fixed Voltage Reference is disabled</li> <li>1 = Fixed Voltage Reference is enabled</li> <li>FVR1ST: Fixed Voltage Reference Ready Flag bit</li> <li>0 = Fixed Voltage Reference output is not ready or not enabled</li> <li>1 = Fixed Voltage Reference output is ready for use</li> </ul> |               |            |           |                  |              |  |  |  |
| bit 5-4  | bit 5-4 <b>FVR1S&lt;1:0&gt;:</b> Fixed Voltage Reference Selection bits<br>00 = Fixed Voltage Reference Peripheral output is off<br>01 = Fixed Voltage Reference Peripheral output is 1x (1.024V)<br>10 = Fixed Voltage Reference Peripheral output is 2x (2.048V) <sup>(1)</sup><br>11 = Fixed Voltage Reference Peripheral output is 4x (4.096V) <sup>(1)</sup> |  |               |            |           |                  |              |  |  |  |
| bit 3-2  | Reserved: R   | ead as '0'. Mai  | ntain these b | its clear. |           |                  |              |  |  |  |
| bit 1-0  | Unimplemer  | ted: Read as '   | 0'.           |            |           |                  |              |  |  |  |
|  |   |  |               |            |           |                  |              |  |  |  |

#### \_\_ .......... ...... . .

Note 1: Fixed Voltage Reference output cannot exceed VDD.

#### TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

| Name     | Bit 7  | Bit 6  | Bit 5 | Bit 4  | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset<br>Values on<br>Page |
|----------|--------|--------|-------|--------|-------|-------|-------|-------|----------------------------|
| VREFCON0 | FVR1EN | FVR1ST | FVR1S | S<1:0> | —     |       | —     | —     | 232                        |

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the FVR module.

| U-0             | U-0   | U-0  | R/W-0 | R/W-0        | R/W-0            | R/W-0  | R/W-0 |  |  |  |
|-----------------|-------|--|-------|--------------|------------------|--------|-------|--|--|--|
| —               | -     | —  |       |              | DAC1R<4:0>       |        |       |  |  |  |
| bit 7 bit       |       |  |       |              |                  |        |       |  |  |  |
|                 |       |  |       |              |                  |        |       |  |  |  |
| Legend:         |       |  |       |              |                  |        |       |  |  |  |
| R = Readable    | bit   | W = Writable   | bit   | U = Unimpler | nented bit, read | as '0' |       |  |  |  |
| u = Bit is unch | anged | x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets |       |              |                  |        |       |  |  |  |

#### REGISTER 21-2: VREFCON2: VOLTAGE REFERENCE CONTROL REGISTER 1

bit 7-5 Unimplemented: Read as '0'

1' = Bit is set

bit 4-0 DAC1R<4:0>: DAC Voltage Output Select bits VOUT = ((VSRC+) - (VSRC-))\*(DAC1R<4:0>/(2<sup>5</sup>)) + VSRC-

'0' = Bit is cleared

#### TABLE 21-1: REGISTERS ASSOCIATED WITH DAC MODULE

| Name     | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3      | Bit 2 | Bit 1 | Bit 0 | Reset<br>Values on<br>Page |
|----------|--------|--------|--------|--------|------------|-------|-------|-------|----------------------------|
| VREFCON0 | FVR1EN | FVR1ST | FVR1S  | S<1:0> | —          | —     | —     | —     | 232                        |
| VREFCON1 | D1EN   | D1LPS  | DAC10E | _      | D1PSS<1:0> |       | —     | D1NSS | 235                        |
| VREFCON2 | _      | _      | _      |        | DAC1R<4:0> |       |       |       |                            |

**Legend:** — = Unimplemented locations, read as '0'. Shaded bits are not used by the DAC module.

### 24.0 INSTRUCTION SET SUMMARY

PIC18(L)F1XK22 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of eight new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

#### 24.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is  $1\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is  $2\mu$ s. Two-word branch instructions (if true) would take  $3\mu$ s.

Figure 24-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 24-2, lists the standard instructions recognized by the Microchip Assembler (MPASM<sup>TM</sup>).

**Section 24.1.1 "Standard Instruction Set"** provides a description of each instruction.

| ADD         | OWFC  | ADD W a   | ADD W and CARRY bit to f                            |               |                        |  |  |  |
|-------------|---|---|---|---------------|------------------------|--|--|--|
| Synta       | ax:   | ADDWFC  | f {,d {,  | a}}           |                        |  |  |  |
| Oper        | ands:   | $0 \le f \le 255$<br>$d \in [0,1]$<br>$a \in [0,1]$   | $0 \le f \le 255$<br>$d \in [0,1]$<br>$a \in [0,1]$ |               |                        |  |  |  |
| Oper        | ation:  | (W) + (f) +   | $(W) + (f) + (C) \rightarrow dest$                  |               |                        |  |  |  |
| Statu       | s Affected:   | N,OV, C, I  | DC, Z   |               |                        |  |  |  |
| Enco        | oding:  | 0010  | 00da  | ffff          | ffff                   |  |  |  |
| Desc        | nption:   | Add W, the CARRY flag and data mem<br>ory location 'f'. If 'd' is '0', the result is<br>placed in W. If 'd' is '1', the result is<br>placed in data memory location 'f'.<br>If 'a' is '0', the Access Bank is selected.<br>If 'a' is '0', the BSR is used to select the<br>GPR bank (default).<br>If 'a' is '0' and the extended instruction<br>set is enabled, this instruction operates<br>in Indexed Literal Offset Addressing<br>mode whenever f ≤ 95 (5Fh). See<br>Section 24.2.3 "Byte-Oriented and<br>Bit-Oriented Instructions in Indexed<br>Literal Offset Mode" for details |   |               |                        |  |  |  |
| Word        | ls:   | 1   | 1   |               |                        |  |  |  |
| Cycle       | es:   | 1   | 1   |               |                        |  |  |  |
| QC          | ycle Activity:  |   |   |               |                        |  |  |  |
|             | Q1  | Q2  | Q3  | -             | Q4                     |  |  |  |
|             | Decode  | Read<br>register 'f'  | Proce<br>Dat  | ess V<br>a de | Vrite to<br>estination |  |  |  |
| <u>Exan</u> | nple:   | ADDWFC  | REG,  | 0, 1          |                        |  |  |  |
|             | Before Instruct<br>CARRY I<br>REG<br>W<br>After Instructio<br>CARRY I<br>REG<br>W | tion<br>bit = 1<br>= 02h<br>= 4Dh<br>on<br>bit = 0<br>= 02h<br>= 50h  |   |               |                        |  |  |  |

| ANDLW             | Α        | ND liter                 | al with                  | w                 |                |                       |
|-------------------|----------|--------------------------|--------------------------|-------------------|----------------|-----------------------|
| Syntax:           | A        | NDLW                     | k                        |                   |                |                       |
| Operands:         | 0        | ≤ k ≤ 255                | 5                        |                   |                |                       |
| Operation:        | (V       | /) .AND.                 | $k\toW$                  |                   |                |                       |
| Status Affected:  | N,       | Z                        |                          |                   |                |                       |
| Encoding:         |          | 0000                     | 1011                     | kkk               | k              | kkkk                  |
| Description:      | Tł<br>8- | ne conter<br>bit literal | nts of W a<br>'k'. The r | are AN<br>esult i | ID'eo<br>s pla | d with the aced in W. |
| Words:            | 1        |                          |                          |                   |                |                       |
| Cycles:           | 1        |                          |                          |                   |                |                       |
| Q Cycle Activity: |          |                          |                          |                   |                |                       |
| Q1                |          | Q2                       | Q3                       | 5                 |                | Q4                    |
| Decode            | Rea      | ad literal<br>'k'        | Proce<br>Dat             | ess<br>a          | W              | rite to W             |
| Example:          | Al       | IDLW                     | 05Fh                     |                   |                |                       |
| Before Instruc    | tion     |                          |                          |                   |                |                       |
| W                 | =        | A3h                      |                          |                   |                |                       |
| After Instruction | on       |                          |                          |                   |                |                       |
| W                 | =        | 03h                      |                          |                   |                |                       |

| SUB  | LW   | 5                              | Subtract W from literal   |                        |                 |           |           |  |
|--|--|--------------------------------|---|------------------------|-----------------|-----------|-----------|--|
| Synta  | ax:  | S                              | SUBLW I   | <                      |                 |           |           |  |
| Oper   | ands:  | C                              | $0 \le k \le 255$   |                        |                 |           |           |  |
| Oper   | ation:   | k                              | $x - (W) \rightarrow$   | W                      |                 |           |           |  |
| Statu  | s Affected:  | ١                              | N, OV, C, DC, Z   |                        |                 |           |           |  |
| Encoding:  |  |                                | 0000  | 1000                   | kkk             | k         | kkkk      |  |
| Description  |  |                                | W is subtracted from the 8-bit<br>literal 'k'. The result is placed in W. |                        |                 |           |           |  |
| Word   | ls:  | 1                              | l   |                        |                 |           |           |  |
| Cycle  | es:  | 1                              | l   |                        |                 |           |           |  |
| QC   | ycle Activity:   |                                |   |                        |                 |           |           |  |
|  | Q1   |                                | Q2  | Q3                     |                 |           | Q4        |  |
|  | Decode   | lit                            | Read<br>eral 'k'  | Proce<br>Data          | :SS<br>a        | W         | rite to W |  |
| Example 1: SUBLW 02h   |  |                                |   |                        |                 |           |           |  |
| Before Instruction<br>W =<br>C =<br>After Instruction<br>W =<br>C =<br>7 = |  |                                | 01h<br>?<br>01h<br>1 ; result is positive<br>0                            |                        |                 |           |           |  |
| Fxan   | n<br>N   | =                              | U<br>STIBLW (   | )2h                    |                 |           |           |  |
|  | Before Instruc<br>W<br>C   | tion<br>=<br>=                 | 02h<br>?  | 5211                   |                 |           |           |  |
|  | After Instructic<br>W<br>C<br>Z<br>N                             | on<br>=<br>=<br>=<br>=         | 00h<br>1 ;re<br>1<br>0  | esult is ze            | ero             |           |           |  |
| <u>Exan</u>  | nple 3:  | S                              | SUBLW (   | )2h                    |                 |           |           |  |
|  | Before Instruc<br>W<br>C<br>After Instructic<br>W<br>C<br>Z<br>N | tion<br>=<br>on<br>=<br>=<br>= | 03h<br>?<br>FFh ;(<br>0 ;r<br>1   | 2's comp<br>esult is n | lemer<br>egativ | nt)<br>⁄e |           |  |

| SUE   | BWF                    |           | Subtract W from f |      |                   |                      |  |  |  |
|---|------------------------|-----------|-------------------|------|-------------------|----------------------|--|--|--|
| Synt  | ax:                    |           | SUBWF f {,d {,a}} |      |                   |                      |  |  |  |
| Ope   | rands:                 |           | $0 \le f \le 255$ |      |                   |                      |  |  |  |
|   |                        |           | $d \in [0, 1]$    | L]   |                   |                      |  |  |  |
| ~   |                        |           | <b>a</b> ∈ [0,1]  |      |                   |                      |  |  |  |
| Ope   | ration:                |           | (†) – (VV         | ) —  | → dest            |                      |  |  |  |
| Statu   | us Affected:           |           | N, OV,            | C, I | DC, Z             |                      |  |  |  |
| Enco  | oding:                 |           | 0101              |      | 11da ffi          | ff ffff              |  |  |  |
| Description.Subtract within register 1 (2's<br>complement method). If 'd' is '0', the<br>result is stored in W. If 'd' is '1', the<br>result is stored back in register 'f'<br>(default).<br>If 'a' is '0', the Access Bank is<br>selected. If 'a' is '1', the BSR is used<br>to select the GPR bank (default).<br>If 'a' is '0' and the extended instruction<br>set is enabled, this instruction<br>operates in Indexed Literal Offset<br>Addressing mode whenever<br>$f \le 95$ (5Fh). See Section 24.2.3<br>"Byte-Oriented and Bit-Oriented<br>Instructions in Indexed Literal Offset<br>Mode" for details.Words:1 |                        |           |                   |      |                   |                      |  |  |  |
| Word  | ds:                    |           | 1                 | 101  |                   |                      |  |  |  |
| Cycl  | es:                    |           | 1                 |      |                   |                      |  |  |  |
| QC  | cycle Activity:        |           |                   |      |                   |                      |  |  |  |
|   | Q1                     |           | Q2                |      | Q3                | Q4                   |  |  |  |
|   | Decode                 | re        | Read<br>egister ' | f'   | Process<br>Data   | Write to destination |  |  |  |
| Exar  | <u>mple 1</u> :        |           | SUBWF             |      | REG, 1, 0         |                      |  |  |  |
|   | Before Instruct        | tion      |                   |      |                   |                      |  |  |  |
|   | REG<br>W               | =         | 3<br>2            |      |                   |                      |  |  |  |
|   | С                      | =         | ?                 |      |                   |                      |  |  |  |
|   | After Instructio       | n<br>=    | 1                 |      |                   |                      |  |  |  |
|   | Ŵ                      | =         | 2                 |      |                   |                      |  |  |  |
|   | C                      | =         | 1                 | ; re | esult is positive | 9                    |  |  |  |
|   | Ň                      | =         | 0                 |      |                   |                      |  |  |  |
| Exar  | <u>mple 2</u> :        |           | SUBWF             |      | REG, 0, 0         |                      |  |  |  |
|   | Before Instruct        | tion      |                   |      |                   |                      |  |  |  |
|   | REG<br>W               | =         | 2                 |      |                   |                      |  |  |  |
|   | Ċ                      | =         | ?                 |      |                   |                      |  |  |  |
|   | After Instructio       | n         |                   |      |                   |                      |  |  |  |
|   | REG                    | =         | 2                 |      |                   |                      |  |  |  |
|   | C                      | =         | 1                 | : re | esult is zero     |                      |  |  |  |
|   | Z                      | =         | 1                 | , -  |                   |                      |  |  |  |
| _   | N                      | =         | 0                 |      |                   |                      |  |  |  |
| Exar  | nple 3:                |           | SUBWF             |      | REG, 1, 0         |                      |  |  |  |
|   | Before Instruct        | tion<br>= | 1                 |      |                   |                      |  |  |  |
|   | W                      | =         | 2                 |      |                   |                      |  |  |  |
|   | C<br>After Instruction | =         | ?                 |      |                   |                      |  |  |  |
|   | REG                    | =         | FFh               | ;(2  | 's complement     | t)                   |  |  |  |
|   | W                      | =         | 2                 |      |                   | ,<br>                |  |  |  |
|   | C<br>7                 | =         | 0                 | ; re | esult is negativ  | е                    |  |  |  |
|   | Ň                      | =         | 1                 |      |                   |                      |  |  |  |

| ADD       | OWF  | ADD W t<br>(Indexed   | o Indexe<br>Literal  | ed<br>Offset m   | ode)                                     |
|-----------|--|---|--|--|--|
| Synta     | ax:  | ADDWF   | [k] {,d}   |  |  |
| Operands: |  | $\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$                            |  |  |  |
| Oper      | ation:                                     | (W) + ((FS  | SR2) + k) -  | $\rightarrow$ dest   |  |
| Statu     | is Affected:                               | N, OV, C,   | DC, Z  |  |  |
| Enco      | oding:                                     | 0010  | 01d0   | kkkk   | kkkk                                     |
| Desc      | cription:                                  | The conte<br>contents of<br>FSR2, offs<br>If 'd' is '0',<br>is '1', the r<br>register 'f' | nts of W a<br>of the regis<br>set by the<br>the result<br>result is st<br>(default). | ire added<br>ster indica<br>value 'k'.<br>is stored<br>ored back | to the<br>ted by<br>in W. If 'd'<br>t in |
| Words:    |  | 1   |  |  |  |
| Cycle     | es:  | 1   |  |  |  |
| QC        | ycle Activity:                             |   |  |  |  |
|           | Q1   | Q2  | Q3   | i  | Q4                                       |
|           | Decode                                     | Read 'k'  | Proce<br>Dat   | ess \<br>a de  | Write to<br>estination                   |
| Exan      | nple:                                      | ADDWF   | [OFST]   | , 0  |  |
|           | Before Instruction                         | on  | 474  |  |  |
|           | VV<br>OFST<br>FSR2<br>Contents<br>of 0A2Ch | =<br>=<br>=   | 17n<br>2Ch<br>0A00h<br>20h   | 1  |  |
|           | After Instruction<br>W<br>Contents         | =   | 37h  |  |  |
|           | of 0A2Ch                                   | =   | 20h  |  |  |

| BSF     |  | Bit Set<br>(Indexe                 | Inc<br>ed I  | dexed<br>Literal Offset mode)                                 |                    |             |                       |  |
|---------|--|------------------------------------|--|---|--------------------|-------------|-----------------------|--|
| Synta   | ax:  | BSF [k]                            | , b  |   |                    |             |                       |  |
| Oper    | ands:  | $0 \le f \le 9$<br>$0 \le b \le 7$ | $\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$ |   |                    |             |                       |  |
| Oper    | ation:   | $1 \rightarrow ((FS))$             | SR2  | <u>2)</u> + k) <b< td=""><td>&gt;</td><td></td><td></td></b<> | >                  |             |                       |  |
| Statu   | s Affected:  | None                               | None   |   |                    |             |                       |  |
| Enco    | ding:  | 1000                               |  | bbb0  | kkł                | k           | kkkk                  |  |
| Desc    | ription:   | Bit 'b' of<br>offset by            | the<br>the   | register<br>e value 'l  | indica<br>‹', is s | ated<br>et. | by FSR2,              |  |
| Word    | ls:  | 1                                  |  |   |                    |             |                       |  |
| Cycles: |  | 1                                  |  |   |                    |             |                       |  |
| QC      | ycle Activity:   |                                    |  |   |                    |             |                       |  |
|         | Q1   | Q2                                 |  | Q3  |                    |             | Q4                    |  |
|         | Decode   | Read<br>register 'f                | <b>;</b>   | Proce<br>Data   | ess<br>a           | V<br>de     | Vrite to<br>stination |  |
| Exan    | nple:  | BSF                                | [  | FLAG_O  | FST]               | , 7         |                       |  |
|         | Before Instruc<br>FLAG_O<br>FSR2<br>Contents<br>of 0A0Ah | tion<br>FST                        | =<br>=<br>=  | 0Ah<br>0A00h<br>55h   | 1                  |             |                       |  |
|         | After Instructic<br>Contents<br>of 0A0Ah                 | n                                  | =  | D5h   |                    |             |                       |  |

| SETF  | Set Index<br>(Indexed                                  | ed<br>Literal (  | Offse                | set mode) |                   |  |  |  |
|---|--|--|----------------------|-----------|-------------------|--|--|--|
| Syntax:   | SETF [k]   |  |                      |           |                   |  |  |  |
| Operands:   | $0 \leq k \leq 95$                                     |  |                      |           |                   |  |  |  |
| Operation:  | $FFh \rightarrow ((FS))$                               | SR2) + k)  |                      |           |                   |  |  |  |
| Status Affected:  | None   | None   |                      |           |                   |  |  |  |
| Encoding:   | 0110   | 1000   | kkkk<br>register ind |           | kkkk              |  |  |  |
| Description:  | The conten<br>FSR2, offse                              | The contents of the register indicated by FSR2, offset by 'k', are set to FFh. |                      |           |                   |  |  |  |
| Words:  | 1  |  |                      |           |                   |  |  |  |
| Cycles:   | 1  |  |                      |           |                   |  |  |  |
| Q Cycle Activity:   |  |  |                      |           |                   |  |  |  |
| Q1  | Q2   | Q3   |                      | Q4        |                   |  |  |  |
| Decode  | Read 'k'   | Proce<br>Data  | ess<br>a             | r         | Write<br>egister  |  |  |  |
| Example:  | SETF [   | OFST]  |                      |           |                   |  |  |  |
| Before Instruct   | ion  |  |                      |           |                   |  |  |  |
| OFST<br>FSR2<br>Contents  | = 2C<br>= 0A   | ;h<br>.00h   |                      |           |                   |  |  |  |
| of 0A2Ch  | = 00   | h  |                      |           |                   |  |  |  |
| Example:<br>Before Instruct<br>OFST<br>FSR2<br>Contents<br>of 0A2Ch<br>After Instructio | Read 'k'<br>SETF [<br>ion<br>= 2C<br>= 0A<br>= 00<br>n | OFST]  | ess<br>a             | r         | vvrite<br>egister |  |  |  |

= FFh

Contents of 0A2Ch

| PIC18LF       | 1XK22  | Standard Operating Conditions (unless otherwise stated) |      |       |                 |            |   |  |  |
|---------------|--|---|------|-------|-----------------|------------|---|--|--|
| PIC18F12      | XK22   | Standard Operating Conditions (unless otherwise stated) |      |       |                 |            |   |  |  |
| Param.<br>No. | Device Characteristics                       | Тур.  | Max. | Units |                 | Conditions |   |  |  |
| D014          | Supply Current (IDD) <sup>(1, 2, 4, 5)</sup> | 0.20  | 0.32 | mA    | -40°C to +125°C | VDD = 1.8V | Fosc = 1 MHz  |  |  |
| D014A         |  | 0.27  | 0.39 | mA    | -40°C to +125°C | VDD = 3.0V | ( <b>PRI_RUN</b> ,<br>EC Med Osc)                             |  |  |
| D014          |  | .20   | .32  | mA    | -40°C to +125°C | VDD = 2.3V | Fosc = 1 MHz  |  |  |
| D014A         |  | .27   | .39  | mA    | -40°C to +125°C | VDD = 3.0V | (PRI_RUN,   |  |  |
| D014B         |  | .30   | .42  | mA    | -40°C to +125°C | VDD = 5.0V | EC Med Osc)   |  |  |
| D015          |  | 1.7   | 2.6  | mA    | -40°C to +125°C | VDD = 1.8V | Fosc = 16 MHz   |  |  |
| D015A         |  | 3.0   | 4.2  | mA    | -40°C to +125°C | VDD = 3.0V | ( <b>PRI_RUN</b> ,<br>EC High Osc)                            |  |  |
| D015          |  | 2.4   | 3.2  | mA    | -40°C to +125°C | VDD = 2.3V | Fosc = 16 MHz   |  |  |
| D015A         |  | 3.0   | 4.2  | mA    | -40°C to +125°C | VDD = 3.0V | (PRI_RUN,   |  |  |
| D015B         |  | 3.3   | 4.4  | mA    | -40°C to +125°C | VDD = 5.0V | EC High Osc)  |  |  |
| D016          |  | 11.5  | 14.0 | mA    | -40°C to +125°C | VDD = 3.0V | Fosc = 64 MHz<br>( <b>PRI_RUN</b> ,<br>EC High Osc)           |  |  |
| D016          |  | 11.9  | 14.4 | mA    | -40°C to +125°C | VDD = 2.3V | Fosc = 64 MHz   |  |  |
| D016A         |  | 12.1  | 14.6 | mA    | -40°C to +125°C | VDD = 5.0V | ( <b>PRI_RUN</b> ,<br>EC High Osc)                            |  |  |
| D017          |  | 2.1   | 2.9  | mA    | -40°C to +125°C | VDD = 1.8V | Fosc = 4 MHz  |  |  |
| D017A         |  | 3.1   | 4.0  | mA    | -40°C to +125°C | VDD = 3.0V | 16 MHz Internal<br>(PRI_RUN HS+PLL)                           |  |  |
| D017          |  | 2.1   | 2.9  | mA    | -40°C to +125°C | VDD = 2.3V | Fosc = 4 MHz  |  |  |
| D017A         |  | 3.1   | 4.0  | mA    | -40°C to +125°C | VDD = 3.0V | 16 MHz Internal<br>(PRI_RUN HS+PLL)                           |  |  |
| D017B         |  | 3.3   | 4.5  | mA    | -40°C to +125°C | VDD = 5.0V |   |  |  |
| D018          |  | 10  | 15   | mA    | -40°C to +125°C | VDD = 3.0V | Fosc = 16 MHz<br>64 MHz Internal<br>( <b>PRI_RUN HS+PLL</b> ) |  |  |
| D018          |  | 12.4  | 15.4 | mA    | -40°C to +125°C | VDD = 3.0V | Fosc = 16 MHz   |  |  |
| D018A         |  | 12.6  | 15.6 | mA    | -40°C to +125°C | VDD = 5.0V | 64 MHz Internal<br>(PRI_RUN HS+PLL)                           |  |  |

#### TABLE 26-4:PRIMARY RUN SUPPLY CURRENT

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: When a single temperature range is provided for a parameter, the specification applies to both industrial and extended temperature devices.

| PIC18LF       | 1XK22                                     | Standard Operating Conditions (unless otherwise stated) |      |       |        |                 |  |  |  |
|---------------|---|---|------|-------|--------|-----------------|--|--|--|
| PIC18F1       | ХК22                                      | Standard Operating Conditions (unless otherwise stated) |      |       |        |                 |  |  |  |
| Param.<br>No. | Device Characteristics                    | Тур.  | Max. | Units |        | Conditions      |  |  |  |
| D023          | Supply Current (IDD) <sup>(1, 2, 4)</sup> | 2   | 5    | μΑ    | -40°C  |                 |  |  |  |
|               |   | 2   | 5    | μA    | +25°C  |                 |  |  |  |
|               |   | 3   | 9    | μA    | +85°C  | VDD - 1.0V      | Fosc = 32 kHz <sup>(3)</sup><br>( <b>SEC_IDLE</b> mode |  |  |
|               |   | 8   | 11   | μA    | +125°C |                 |  |  |  |
| D023A         |   | 4   | 8    | μA    | -40°C  |                 | Timer1 as clock)                                       |  |  |
|               |   | 5   | 10   | μA    | +25°C  | Voo = 3.0V      |  |  |  |
|               |   | 9   | 20   | μA    | +85°C  |                 |  |  |  |
|               |   | 20  | 23   | μA    | +125°C |                 |  |  |  |
| D023          |   | 20  | 40   | μA    | -40°C  |                 |  |  |  |
|               |   | 21  | 41   | μA    | +25°C  | Vpp = 2 3V      |  |  |  |
|               |   | 23  | 44   | μA    | +85°C  | VDD - 2.5V      |  |  |  |
|               |   | 24  | 47   | μA    | +125°C |                 |  |  |  |
| D023A         |   | 23  | 45   | μΑ    | -40°C  |                 | (3)  |  |  |
|               |   | 25  | 47   | μΑ    | +25°C  |                 | FOSC = 32 kHz <sup>(3)</sup>                           |  |  |
|               |   | 28  | 49   | μΑ    | +85°C  | VDD - 3.0V      | Timer1 as clock)                                       |  |  |
|               |   | 30  | 52   | μΑ    | +125°C |                 | ,  |  |  |
| D023B         |   | 28  | 50   | μΑ    | -40°C  |                 |  |  |  |
|               |   | 30  | 54   | μA    | +25°C  | $V_{DD} = 5.0V$ |  |  |  |
|               |   | 32  | 59   | μΑ    | +85°C  | VDD - 3.0V      |  |  |  |
|               |   | 33  | 62   | μA    | +125°C |                 |  |  |  |

 TABLE 26-7:
 SECONDARY IDLE SUPPLY CURRENT

\* These parameters are characterized but not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

#### 26.4 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

| Т  |                                 |     |                |
|--|---------------------------------|-----|----------------|
| F  | Frequency                       | Т   | Time           |
| Lowercase letters (pp) and their meanings: |                                 |     |                |
| рр   |                                 |     |                |
| сс   | CCP1                            | osc | OSC1           |
| ck   | CLKOUT                          | rd  | RD             |
| CS   | CS                              | rw  | RD or WR       |
| di   | SDI                             | sc  | SCK            |
| do   | SDO                             | SS  | SS             |
| dt   | Data in                         | tO  | TOCKI          |
| io   | I/O PORT                        | t1  | T1CKI          |
| mc   | MCLR                            | wr  | WR             |
| Upperc                                     | ase letters and their meanings: |     |                |
| S  |                                 |     |                |
| F  | Fall                            | Р   | Period         |
| Н  | High                            | R   | Rise           |
| I  | Invalid (High-impedance)        | V   | Valid          |
| L  | Low                             | Z   | High-impedance |

#### FIGURE 26-7: LOAD CONDITIONS



#### 28.2 Package Details

The following sections give the technical details of the packages.

#### 20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                            | Units            |      | INCHES   |       |  |
|----------------------------|------------------|------|----------|-------|--|
|                            | Dimension Limits | MIN  | NOM      | MAX   |  |
| Number of Pins             | N                | 20   |          |       |  |
| Pitch                      | е                |      | .100 BSC |       |  |
| Top to Seating Plane       | А                | _    | _        | .210  |  |
| Molded Package Thickness   | A2               | .115 | .130     | .195  |  |
| Base to Seating Plane      | A1               | .015 | _        | -     |  |
| Shoulder to Shoulder Width | E                | .300 | .310     | .325  |  |
| Molded Package Width       | E1               | .240 | .250     | .280  |  |
| Overall Length             | D                | .980 | 1.030    | 1.060 |  |
| Tip to Seating Plane       | L                | .115 | .130     | .150  |  |
| Lead Thickness             | С                | .008 | .010     | .015  |  |
| Upper Lead Width           | b1               | .045 | .060     | .070  |  |
| Lower Lead Width           | b                | .014 | .018     | .022  |  |
| Overall Row Spacing §      | eB               | _    | _        | .430  |  |

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B