
# E·XFL



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	
Peripherals	LVD, POR, PWM, WDT
Number of I/O	4
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-PDIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08qa4cpae

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1	MCU	Block Diagram
2	Pin A	ssignments
3	Elect	rical Characteristics
	3.1	Introduction
	3.2	Absolute Maximum Ratings
	3.3	Thermal Characteristics
	3.4	ESD Protection and Latch-Up Immunity6
	3.5	DC Characteristics
	3.6	Supply Current Characteristics
	3.7	Internal Clock Source (ICS) Characteristics11

	3.8	AC Characteristics
		3.8.2 TPM/MTIM Module Timing
	3.9	Analog Comparator (ACMP) Electricals 15
	3.10	ADC Characteristics 15
	3.11	Flash Specifications
4		ring Information
5	Mech	nanical Drawings 19

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

### http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes				
1	1/2008	Initial public release				
2	2/2008	Changed the designator of the device in Table 15.				
3	1/2009	Changed the condition of Run supply current measured to $f_{Bus} = 1$ MHz in Table 7. Fixed the error of inconsistent table number.				

# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com


#### Reference Manual (MC9S08QA4RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



# 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9S08QA4 MCU.



NOTES:

- <sup>1</sup> Port pins are software configurable with pullup device if input port.
- <sup>2</sup> Port pins are software configurable for output drive strength.
- <sup>3</sup> Port pins are software configurable for output slew rate control.
- <sup>4</sup> IRQ contains a software configurable (IRQPDD) pullup device if PTA5 enabled as IRQ pin function (IRQPE = 1).
- <sup>5</sup> RESET contains integrated pullup device if PTA5 enabled as reset pin function (RSTPE = 1).
- <sup>6</sup> PTA4 contains integrated pullup device if BKGD enabled (BKGDPE = 1).
- <sup>7</sup> When pin functions as KBI (KBIPEn = 1) and associated pin is configured to enable the pullup device, KBEDGn can be used to reconfigure the pullup as a pulldown device.

### Figure 1. MC9S08QA4 Series Block Diagram

# 2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9S08QA4 series.



### 3.1 Introduction

This chapter contains electrical and timing specifications for the MC9S08QA4 series of microcontrollers available at the time of publication.

### 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 2 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 3.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	–0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	Ι <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

Table	2.	Absolute	Maximum	<b>Ratings</b>
Tuble	<b>_</b>	Absolute	maximani	nuungo

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

- $^2\,$  All functional non-supply pins are internally clamped to V\_{SS} and V\_{DD}
- <sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.



Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> –40 to 85	°C
Thermal resistance Single-layer board			
8-pin PDIP		113	
8-pin NB SOIC	$\theta_{JA}$	150	°C/W
8-pin DFN		179	
Thermal resistance Four-layer board			
8-pin PDIP		72	
8-pin NB SOIC	$\theta_{JA}$	87	°C/W
8-pin DFN		41	1

**Table 3. Thermal Characteristics** 

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

—  $T_A =$  Ambient temperature, °C

—  $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

- P<sub>D</sub> = P<sub>int</sub> + P<sub>I/O</sub>

—  $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

—  $P_{I/O}$  = Power dissipation on input and output pins — user-determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad \qquad Eqn. 3$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).



Parameter	Symbol	Min	Typical	Max	Unit
(V <sub>DD</sub> rising)		2.16	2.19	2.27	
Power on reset (POR) re-arm voltage	V <sub>por</sub>	—	1.4	—	V
Bandgap voltage reference	V <sub>BG</sub>	1.18	1.20	1.21	V
Input high voltage ( $V_{DD} > 2.3 \text{ V}$ ) (all digital inputs)	N	$0.70 \times V_{DD}$	_	_	V
Input high voltage (1.8 V $\leq$ V_{DD} $\leq$ 2.3 V) (all digital inputs)	V <sub>IH</sub>	$0.85 \times V_{DD}$	_	_	V
Input low voltage (V <sub>DD</sub> > 2.3 V) (all digital inputs)		—		$0.35 \times V_{DD}$	
Input low voltage (1.8 V $\leq$ V_{DD} $\leq$ 2.3 V) (all digital inputs)	V <sub>IL</sub>			$0.30 \times V_{DD}$	V
Input hysteresis (all digital inputs)	V <sub>hys</sub>	$0.06 \times V_{DD}$		_	V
Input leakage current (per pin) $V_{In} = V_{DD}$ or $V_{SS}$ , all input-only pins	<sub>In</sub>	_	0.025	1.0	μA
High impedance (off-state) leakage current (per pin) $V_{ln} = V_{DD}$ or $V_{SS}$ , all input/output	ll <sub>oz</sub> l	_	0.025	1.0	μA
Internal pullup resistors <sup>3,4</sup>	R <sub>PU</sub>	17.5	_	52.5	kΩ
Internal pulldown resistor (KBI)	R <sub>PD</sub>	17.5	_	52.5	kΩ
Output high voltage — low drive (PTxDSn = 0) $I_{OH} = -2 \text{ mA} (V_{DD} \ge 1.8 \text{ V})$		V <sub>DD</sub> – 0.5	_	_	
	V <sub>OH</sub>	V <sub>DD</sub> – 0.5			V
Maximum total I <sub>OH</sub> for all port pins	II <sub>OHT</sub> I	_	_	60	mA
Output low voltage — low drive (PTxDSn = 0) $I_{OL}$ = 2.0 mA (V <sub>DD</sub> $\ge$ 1.8 V)		_	_	0.5	v
$ \begin{array}{l} \text{Output low voltage } & \text{ high drive } (\text{PTxDSn} = 1) \\ \text{I}_{OL} = 10.0 \text{ mA } (\text{V}_{DD} \geq 2.7 \text{ V}) \\ \text{I}_{OL} = 6 \text{ mA } (\text{V}_{DD} \geq 2.3 \text{ V}) \\ \text{I}_{OL} = 3 \text{ mA } (\text{V}_{DD} \geq 1.8 \text{ V}) \end{array} $	V <sub>OL</sub>	 		0.5 0.5 0.5	v
Maximum total I <sub>OL</sub> for all port pins	I <sub>OLT</sub>	—	—	60	mA
DC injection current <sup>2, 5, 6, 7</sup> $V_{In} < V_{SS}, V_{In} > V_{DD}$ Single pin limit Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	-0.2 -5		0.2 5	mA mA
Input capacitance (all non-supply pins)	C <sub>In</sub>	—	_	7	pF

Table 6. DC Characteristics (Temperature Range = -40 to 85°C Ambient) (continued)

<sup>1</sup> RAM will retain data down to POR voltage. RAM data not guaranteed to be valid following a POR.

<sup>2</sup> This parameter is characterized and not tested on each device.

 $^3~$  Measurement condition for pull resistors:  $V_{In}$  =  $V_{SS}$  for pullup and  $V_{In}$  =  $V_{DD}$  for pulldown.

<sup>4</sup> PTA5/IRQ/TCLK/RESET pullup resistor may not pull up to the specified minimum V<sub>IH</sub>. However, all ports are functionally tested to guarantee that a logic 1 will be read on any port input when the pullup is enabled and no DC load is present on the pin.

 $^5\,$  All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ 



- <sup>6</sup> Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>7</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).




Figure 3. Pullup and Pulldown Typical Resistor Values ( $V_{DD} = 3.0 \text{ V}$ )




Figure 4. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)




Figure 5. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)



### 3.8.1 Control Timing

Parameter	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
Bus frequency $(t_{cyc} = 1/f_{Bus})$	f <sub>Bus</sub>	0		10	MHz
Real-time interrupt internal oscillator period (see Table 9)	t <sub>RTI</sub>	700	1000	1300	μs
External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	—	—	ns
IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	tı∟ıн	100 1.5 t <sub>cyc</sub>	_	_	ns
KBIPx pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>3</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 t <sub>cyc</sub>	_	_	ns
Port rise and fall time (load = 50 pF) <sup>4</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>		3 30		ns
BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	—	—	ns
BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>5</sup>	t <sub>MSH</sub>	100	_	_	μs

### Table 9. Control Timing

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C.

 $^2$  This is the shortest pulse that is guaranteed to be recognized.

<sup>3</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^4$  Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40°C to 85°C.

<sup>5</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.






Figure 9. Typical RTI Clock Period vs. Temperature







### 3.8.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Function	Symbol	Min	Мах	Unit
External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
External clock period	t <sub>TCLK</sub>	4	_	t <sub>cyc</sub>
External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
Input capture pulse width	t <sub>ICPW</sub>	1.5	—	t <sub>cyc</sub>

Table 10. TPM/MTIM Input Timing




Figure 12. Timer External Clock






Figure 13. Timer Input Capture Pulse

### 3.9 Analog Comparator (ACMP) Electricals

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage	V <sub>DD</sub>	1.80	_	3.60	V
Supply current (active)	I <sub>DDAC</sub>	_	20	_	μA
Analog input voltage	V <sub>AIN</sub>	$V_{SS} - 0.3$	_	V <sub>DD</sub>	V
Analog input offset voltage	V <sub>AIO</sub>	_	20	40	mV
Analog comparator hysteresis	V <sub>H</sub>	3.0	9.0	15.0	mV
Analog input leakage current	I <sub>ALKG</sub>	_	_	1.0	μA
Analog comparator initialization delay	t <sub>AINIT</sub>	_	_	1.0	μS

### 3.10 ADC Characteristics

Characteristic	Conditions	Symbol	Min	Typical <sup>1</sup>	Мах	Unit	Comment
Supply voltage	Absolute	V <sub>DD</sub>	1.8	—	3.6	V	
Input voltage		V <sub>ADIN</sub>	V <sub>SS</sub>	—	V <sub>DD</sub>	V	
Input capacitance		C <sub>ADIN</sub>	—	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	5	7	kΩ	
Analog source resistance	10 bit mode f <sub>ADCK</sub> > 4 MHz f <sub>ADCK</sub> < 4 MHz	R <sub>AS</sub>		_	5 10	kΩ	External to MCU
	8 bit mode (all valid f <sub>ADCK</sub> )			—	10		
ADC conversion	High Speed (ADLPC=0)	f	0.4	—	8.0	MHz	
clock frequency	Low Power (ADLPC=1)	f <sub>ADCK</sub>	0.4	—	4.0		

Typical values assume  $V_{DD}$  = 3.0 V, Temp = 25°C,  $f_{ADCK}$  =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

1



Characteristic	Conditions	Symbol	Min	Typical <sup>1</sup>	Мах	Unit	Comment
Conversion time	Short sample (ADLSMP=0)		_	20	_	ADCK	See
(including sample time)	Long sample (ADLSMP=1)	t <sub>ADC</sub>	_	40	_	cycles	MC9S08QA4 Series
	Short sample (ADLSMP=0)			3.5		ADCK	<i>Reference</i> <i>Manual</i> for
Sample time	Long sample (ADLSMP=1)	t <sub>ADS</sub>	_	23.5	_	cycles	conversion time variances
<b>- - - - - - - - - -</b>	10-bit mode	_	_	±1.5	±3.5	1.002	Includes
Total unadjusted error	8-bit mode	E <sub>TUE</sub>	_	±0.7	±1.5	LSB <sup>2</sup>	quantization
<b>B</b>	10-bit mode			±0.5	±1.0		Monotonicity
Differential non-linearity	8-bit mode	DNL	_	±0.3	±0.5	LSB <sup>2</sup>	and no missing codes guaranteed
Integral non-linearity	0-bit mode	INL	_	±0.5	±1.0	– LSB <sup>2</sup>	
integral non-linearity	8-bit mode		_	±0.3	±0.5		
Zero-scale error	10-bit mode	- E <sub>ZS</sub>	_	±1.5	±2.1	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SS</sub>
Zero-scale error	8-bit mode	►ZS		±0.5	±0.7	130	
Full-scale error	10-bit mode	E <sub>FS</sub>	0	±1.0	±1.5	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>DD</sub>
	8-bit mode	⊢FS	0	±0.5	±0.5	LOD	VADIN − VDD
Quantization error	10-bit mode	E <sub>Q</sub>		—	±0.5	LSB <sup>2</sup>	
Quantization entri	8-bit mode	LQ		—	±0.5	100	
Input leakage error	10-bit mode	Ε <sub>IL</sub>	0	±0.2	±4	LSB <sup>2</sup>	Pad leakage <sup>3 *</sup>
Input leakage endi	8-bit mode		0	±0.1	±1.2	130	R <sub>AS</sub>
Temp sensor	−40°C − 25°C	m	—	1.646	_	mV/°C	
slope	25°C – 85°C		_	1.769		mv/°C	
Temp sensor voltage	25°C	V <sub>TEMP25</sub>	_	701.2	_	mV	

Table 13. 3 V 10-Bit ADC Characteristics (	(continued)
--	-------------

<sup>1</sup> Typical values assume V<sub>DD</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
 <sup>2</sup> 1 LSB = (V<sub>REFH</sub> - V<sub>REFL</sub>)/2<sup>N</sup>

<sup>3</sup> Based on input pad leakage current. Refer to pad electricals.

#### 3.11 **Flash Specifications**

This section provides details about program/erase times and program-erase endurance for the flash memory.



Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see *MC9S08QA4 Series Reference Manual*.

Characteristic	Symbol	Min	Typical	Мах	Unit
Supply voltage for program/erase -40°C to 85°C	V <sub>prog/erase</sub>	1.8	_	3.6	V
Supply voltage for read operation	V <sub>Read</sub>	1.8	—	3.6	V
Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	—	200	kHz
Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5	—	6.67	μS
Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>		9		t <sub>Fcyc</sub>
Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>		4		t <sub>Fcyc</sub>
Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
Program/erase endurance <sup>3</sup> T <sub>L</sub> to T <sub>H</sub> = $-40^{\circ}$ C to + 85°C T = 25°C		10,000			cycles
Data retention <sup>4</sup>	t <sub>D_ret</sub>	15	100		years

Table 14. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Motorola defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

<sup>4</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.* 






# 4 Ordering Information

This section contains ordering numbers for MC9S08QA4 series devices. See below for an example of the device numbering system.

Device Number	Memory		Package			
Device Number	Flash	RAM	Туре	Designator	Document No.	
MC9S08QA4	4 KB	256 bytes	8 DFN 8 PDIP	FQ PA	98ARL10557D 98ASB42420B	
MC9S08QA2	2 KB	160 bytes	8 NB SOIC	DN	98ASB42564B	

### Table 15. Device Numbering System





# 5 Mechanical Drawings

The following pages contain mechanical specifications for MC9S08QA4 series package options.

- 8-pin DFN (plastic dual in-line pin)
- 8-pin NB SOIC (narrow body small outline integrated circuit)
- 8-pin PDIP (plastic dual in-line pin)








© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED DUAL FLAT NO LEAD PACKAGE (DFN) 8 TERMINAL, 0.8 PITCH (4 X 4 X 1)		DOCUMENT NO	): 98ARL10557D	REV: B
		CASE NUMBER	: 1452–02	28 DEC 2005
		STANDARD: NO	N-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED DUAL FLAT NO LEAD PACKAGE (DFN) 8 TERMINAL, 0.8 PITCH (4 X 4 X 1)		DOCUMENT NO	): 98ARL10557D	REV: B
		CASE NUMBER: 1452-02 28 DEC 20		28 DEC 2005
		STANDARD: NO	N-JEDEC	



NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14. 5M-1994.


3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HP-VFDFP-N.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP SHOULD BE 0.2MM.


© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	DT TO SCALE
TITLE:THERMALLY ENHANCED	DUAL	DOCUMENT NO	: 98ARL10557D	REV: B
FLAT NO LEAD PACKAGE (DFN) 8 TERMINAL, O. 8 PITCH(4 X 4 X 1)		CASE NUMBER: 1452-02 28 DEC 200		28 DEC 2005
		STANDARD: NC	N-JEDEC	





© FREESCALE SEMICONDUCTOR, INC. All Rights reserved.		LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42420B	REV: N
8 LD PDIP		CASE NUMBER	8: 626–06	19 MAY 2005
		STANDARD: NO	N-JEDEC	





DETAIL "D"

© FREESCALE SEMICONDUCTOR, INC. All Rights reserved.	MECHANICAL OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:	DOCUMENT NO	): 98ASB42420B	REV: N
8 LD PDIP	CASE NUMBER	₹: 626–06	19 MAY 2005
	STANDARD: NO	DN-JEDEC	



NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- 2. ALL DIMENSIONS ARE IN INCHES.
- 3. 626-03 TO 626-06 OBSOLETE. NEW STANDARD 626-07.
- $\triangle$  DIMENSION TO CENTER OF LEAD WHEN FORMED PARALLEL.
- A PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CONERS). STYLE 1:


PIN	1.	AC	ΙN	
	2.	DC	+ IN	
	3.	DC	— IN	
	4.	AC	ΙN	

- 5. GROUND
- OUTPUT
   AUXILIARY
- 8. VCC

© FREESCALE SEMICONDUCTOR, INC. All rights reserved.		LOUTLINE	PRINT VERSION NOT TO SCALE	
TITLE:		DOCUMENT NO	): 98ASB42420B	REV: N
8 LD PDIP		CASE NUMBER	8: 626–06	19 MAY 2005
		STANDARD: NON-JEDEC		







© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW BODY		CASE NUMBER	8: 751–07	07 APR 2005
		STANDARD: JE	DEC MS-012AA	



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- A DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- A. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:		DOCUMENT NO	): 98ASB42564B	REV: U
8LD SOIC NARROW BOD'		CASE NUMBER	2: 751–07	07 APR 2005
		STANDARD: JE	DEC MS-012AA	