



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	LINbusSCI
Peripherals	LVD, Motor Control PWM, POR, PWM, WDT
Number of I/O	17
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3.8V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st7fmc1k6tce

Contents

1	Desc	cription	. 19
2	Pin o	description	. 21
3	Regi	ister and memory map	. 28
4	Flas	sh program memory	. 33
	4.1	Introduction	33
	4.2	Main features	. 33
	4.3	Structure	. 33
		4.3.1 Read-out protection	. 34
	4.4	ICC interface	. 34
	4.5	ICC interface	. 35
	4.6	IAP (in-application programming)	. 36
	4.7	Related documentation	. 36
	4.8	Flash control status register (FCSR)	. 36
5	Cent	tral processing unit	. 37
	5.1	Introduction	. 37
	5.2	Main features	. 37
	5.3	CPU registers	. 37
	016	5.3.1 Accumulator (A)	
~O		5.3.2 Index registers (X and Y)	37
05		5.3.3 Program counter (PC)	37
	3%	5.3.4 Condition code register (CC)	39
~ O	18,	5.3.5 Stack pointer register (SP)	40
6)	Supp	ply, reset and clock management	. 42
	6.1	Introduction	. 42
	6.2	Main features	. 42
	6.3	Oscillator	. 44
		6.3.1 External clock source	44
	6.4	Reset sequence manager (RSM)	. 45

Table 204.	Dual voltage HDFlash memory	. 325
Table 205.	EMS test results	
Table 206.	EMI emission	. 327
Table 207.	ESD absolute maximum ratings	. 327
Table 208.	Electrical sensitivities	
Table 209.	General characteristics	. 329
Table 210.	Output driving current	
Table 211.	Asynchronous RESET pin	
Table 212.	ICĆSEL/VPP pin	
Table 213.	8-bit PWM-ART auto-reload timer	
Table 214.	16-bit timer	. 335
Table 215.	SPI characteristics	. 336
Table 216.	Internal reference voltage	
Table 217.	Input stage (comparator + sampling)	340
Table 218.	Input stage (current feedback comparator and sampling)	. 344
Table 219.	Operational amplifier characteristics	. 346
Table 220.	10-bit ADC characteristics	. 347
Table 221.	ADC accuracy with VDD = 5.0V	. 350
Table 222.	44-pin low profile quad flat package mechanical data	353
Table 223.	32-pin low profile quad flat package mechanical data	
Table 224.	Thermal characteristics	. 355
Table 225.	Soldering compatibility (wave and reflow soldering plocess)	. 355
Table 226.	Flash option bytes	. 356
Table 227.	Option byte 0	. 356
Table 228.	Option byte 1	. 357
Table 229.	Supported part numbers	. 358
Table 231.	Suggested list of socket types	
Table 232.	Temperature version limitaions for Flash and FASTROM devices	
Obsoli	Supported part numbers Suggested list of socket types Temperature version limitaions for Flash and FASTROM devices Document revision history	. 308

47/

Table 2. Device pin description⁽¹⁾ (continued)

Р		Device pin descrip					<i>,</i>		ort					
num	ber		ø	Le	vel				ort			Main	function (after Alternate function(2)	
P44	P32	Pin name	Туре	Ħ	put		In	put		Out	put	(after		
LQFP44	LQFP32			Input	Output	float	ndw	int ⁽³⁾	ana	ОО	Ь	reset)		
9	7	PA3/PWM0/AIN0	I/O	СТ		х	е	i1	X	Х	Х	Port A3	PWM output 0	ADC analog input 0
(5)	(5)	PA4 (HS)/ARTCLK	I/O	C _T	HS	X	Х			Х	Х	Port A4	PWM-ART clock	external
10	8	PA5/ARTIC1/AIN1	I/O	СТ		Х		ei1	Х	Х	Х	Port A5	PWM-ART input capture 1	ADC analog input 1
(5)	(5)	PA6/ARTIC2	I/O	C _T		X	е	i1		Х	Х	Port A6	PW W-ART capture 2	nput
		PA7/AIN2	I/O	Ст		X		ei1	Х	Χ	Χ	Po.t A7	ADC analog	j input 2
11	9	PB0/MCVREF	I/O	СТ		X	Χ		Х	Χ	χ	Port B0	MTC voltag	e reference
12	10	PB1/MCIA	I/O	C_{T}		X	Χ		X	X	X	Port B1	MTC input A	Ą
13	11	PB2/MCIB	I/O	Ст		X	X			X	Χ	Port B2	MTC input I	3
14	12	PB3/MCIC	I/O	C_{T}		X	X	P	Х	Х	X	Port B3	MTC input 0	C
15		PB4/MISO	I/O	Ст		X	Х			X	Х	Port B4	SPI master data	in/slave out
16		PB5/MOSI/AIN3	(V)	C _T		x	x	Ó	0	Х	Х	Port B5	SPI master out/slave in data	ADC analog input 3
17		PB6/SCK	I/O	Ст	HS	X	е	i2		Χ	Χ	Port B6	SPI serial c	lock
18	(5)	F£7/SS/AIN4	9	C _T	HS	X		ei2		Х	Х	Port B7	SPI slave select (active low)	ADC analog input 4
M.		PG4	I/O	T _T		X	Χ			Χ	Χ	Port G4		
1		PG5	I/O	T _T		X	Χ			Χ	Χ	Port G5		
(5)		PG6	I/O	T _T		X	Χ			Χ	Χ	Port G6		
10.		PG7	I/O	T _T		X	Χ			Χ	Χ	Port G7		
		PC0	I/O	СТ	HS	X		ei2		Χ	Х	Port C0		
(5)	(5)	PC1/MCCFI0 ⁽⁸⁾ /AIN5	I/O	C _T		X	е	i2	Х	Х	Х	Port C1	MTC current feedback input 0 ⁽⁸⁾	ADC analog input 5
19	13	PC2/OAP	I/O	СТ		X		ei2	Χ	Х	Х	Port C2	Op-amp pos	sitive input
20	14	PC3/OAN	I/O	C_{T}		X	Χ	ei2	Χ	Х	Х	Port C3	Op-amp ne	gative input

577

4.6 IAP (in-application programming)


This mode uses a Bootloader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is possible to download code from the SPI, SCI or other type of serial interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.7 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Frogramming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.8 Flash control status register (FCSR)



This register is reserved to use by programming tool software. It controls the Flash programming and entering operations.

577

6.3 Oscillator

The main clock of the ST7 can be generated by a crystal or ceramic resonator oscillator or an external source.

The associated hardware configurations are shown in *Table 6*. Refer to the electrical characteristics section for more details.

6.3.1 External clock source

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is not connected.

Crystal/ceramic oscillators

This family of oscillators has the advantage of producing a very accurate rate on the racin clock of the ST7. In this mode, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time.

This oscillator is not stopped during the reset phase to avoid osing time in its start-up phase. See Section 12: Electrical characteristics for more details.

Note:

When crystal oscillator is used as a clock source, a risk of ailure may exist if no series resistors are implemented.

Table 6. ST7 clock sources





Figure 11. Reset block diagram



1. See Section 11.2.2: Illegal opcode reset on page 309 for more details on illegal opcode reset conditions.

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

6.4.3 External power-on reset

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circ in that the reset signal is held low until V_{DD} is over the minimum level specified for the selected f_{OSC} frequency.

A proper reset signal for a slew tising V_{DD} supply can generally be provided by an external RC network connected to the RESET pin.

6.4.4 Internal low soltage detector (LVD) reset

Two different reset sequences caused by the internal LVD circuitry can be distinguished:

- Po ver-on reset
- Voltage drop reset

The device $\overline{\text{RESET}}$ pin acts as an output that is pulled low when $V_{DD} < V_{IT+}$ (rising edge) or $V_{DD} < V_{IT-}$ (falling edge) as shown in *Figure 12*.

The LVD filters spikes on V_{DD} larger than $t_{q(VDD)}$ to avoid parasitic resets.

6.4.5 Internal watchdog reset

The RESET sequence generated by a internal watchdog counter overflow is shown in *Figure 12*.

Starting from the Watchdog counter underflow, the device $\overline{\text{RESET}}$ pin acts as an output that is pulled low during at least $t_{w(RSTL)out}$.

9.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

I/O port interrupt control/wake-up capability Table 28.

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
External interrupt on selected external event	-	DDRx, ORx	Y	es

9.5.1 I/O port implementation

The I/O port register configurations are summarized below.

Standard ports

Standard ports: PA4, PA2:0, PB5:0, PC7:4, PD7:6, FE5:0, PF5:0, PG7:0, Table 29. PH7:0

	Mode	DDR	OR
Floating input		0	0
Pull-up input	2/19	0	1
Open drain output	9 * 8	1	0
Push-pull output	16,	1	1

Interrupt ports

Interrup: ports with pull-up: PA6, PA3, PB6, PC3, PC1, PD5, PD4, PD2 Table 30.

Mode	DDR	OR
Floating input	0	0
ેં પા-up interrupt input	0	1
Open drain output	1	0
Push-pull output	1	1
Table 31. Interrupt ports without pull-up: PA7, PA5, PB	7, PC2, PC0, F	PD6, PD3, PD
Mode	DDR	OR
Floating input	0	0
Floating interrupt input	0	1

Interrupt ports without pull-up: PA7, PA5, PB7, PC2, PC0, PD6, PD3, PD

Mode	DDR	OR
Floating input	0	0
Floating interrupt input	0	1
Open drain output	1	0
Push-pull output	1	1

83/371


9.6 I/O port register map and reset values

Table 33. I/O port register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Reset value of all I/	O port registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR							x (C	þ١
0006h	PCDR								
0007h	PCDDR	MSB					900		LSB
0008h	PCOR				C	10		.10	
0009h	PDDR				2, 1		. (-11	
000Ah	PDDDR	MSB		0			70%		LSB
000Bh	PDOR		~C			v O	O,		
000Ch	PEDR		9		V				
000Dh	PEDDR	NSF		X	8 '				LSB
000Eh	PEOR	ĺ		10,					
000Fh	PFDR		S	,					
0010h	PELDR	MSB							LSB
0011h	PFOR								
0012h	PGDR C								
0013h	PGDDR	MSB							LSB
0014h	PGOR								
0015h	PHDR								
0015h 0016h 0017h	PHDDR	MSB							LSB
0017h	PHOR								

If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.

Figure 58. Data clock timing diagram



^{1.} This figure should not be used as a replacement for parametric information. Refer to Section 12: Electrical characteristics.

Table 62. **SCISR** register description (continued)

Bit	t Name			inplion (co	Function			
3	OR	register is interrupt is sequence 0: No Ove 1: Overrur	t is set by ha ready to be a generated i (an access t rrun error error detect en this bit is s	transferred in f RIE = 1 in the o the SCISR red	to the RDR r ne SCICR2 ro register follo	egister wher egister. It is o wed by a rea	received in t eas RDRF is cleared by a s d to the SCII	still set. An software DR register).
2	NF	cleared by to the SCI 0: No nois 1: Noise is Note: This	set by hardw a software s DR register). e detected bit does not	sequence (an	access to th	e SCISR reg	ved characte pister follow.co same time a	d by a read
1	FE	character register fol 0: No fram 1: Framing Note: This RDRF bit	set by hardwis detected. I llowed by a ring error or bre bit does not which itself g	t is cleared be ead to the SS ak character an enerates an	v a sotware CiDK register detected interrupt as interrupt. If the	sequence (a r). it appears at the word curre	sive noise or an access to the same time the same time and only to	the SCISR the as the ansferred
0	PE	receiver m followed by in the SCI 0: No paris	ode. It is cle y an access CR1 register	ared by a sof to the SCIDR	tware seque	nce (a read t	the PCE bit i o the status r pt is generate	egister
X	8,	ol register	1 (SCICR	1)				
sc	CICR1 7	6	5	4	3	Rese	et value: x000	0 0000 (x0h) 0
	R8	T8	SCID	M	WAKE	PCE ⁽¹⁾	PS	PIE
							l	

7	6	5	4	3	2	1	0
R8	Т8	SCID	М	WAKE	PCE ⁽¹⁾	PS	PIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1. This bit has a different function in LIN mode; please refer to Section 10.5.10: LIN mode registers

Examples of LHL coding:

Example 1: LHL = 33h = 001100 11b

LHL(7:3) = 1100b = 12d

LHL(1:0) = 11b = 3d

This leads to:

Mantissa (57 - T_{HFADFR}) = 12d

Fraction (57 - T_{HEADER}) = 3/4 = 0.75

Therefore:

 $(57 - T_{HEADER}) = 12.75d$ and $T_{HEADER} = 44.25d$

SCI register map and reset values

Table 79. SCI register map and reset values

Г., с. то то			ADEK .						
Examp	le 2:								
57	- T _{HEADER} = 36.21d								
LH	HL(1:0) = rounded(4*0.2)	1d) = 1d						~/ C	51
LH	IL(7:2) = Mantissa (36.2	21d) = 36	6d = 24h					$(C_{f'})$	
Th	erefore LHL(7:0) = 100	10001 =	91h				Al	<i>y</i> .	
Examp	le 3:					e P'	00		
57	- T _{HEADER} = 36.90d					O,		~/ 9	51
	IL(1:0) = rounded(4*0.9	0d) = 4d			<u> </u>	0,		(C)	
	e carry must be propag	•		sa:	(0)		Al	7	
	IL(7:2) = Mantissa (36.9	,					0,		
	erefore LHL(7:0) = 101	,		W2		0,			
)\		0,			
SCI registe	er map and reset va	lues			10)				
Table 79.	SCI register map and	rese: v	alues		$O_{I_{\mathcal{O}}}$				
Addr. (Hex.)	T	7	6	5	4	3	2	1	0
Audi. (nex.)					4		2	'	U
0018h	SCI1SR Reset value	TDRE	TC 1	RDRF 0	IDLE 0	OR/LHE 0	NF 0	FE 0	PE 0
	Reset value	1	1	U	U	U	U	U	U
	00115) h						
0019h	SCI1Dr	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
0019h	R set value	0//	-	-	-	-	-	-	-
16	R set value	SCP1	- SCP0	- SCT2	- SCT1	- SCT0	- SCR2	- SCR1	- SCR0
0019h	R set value	0//	-	-	-	-	-	-	-
001Ar	R isset value SUI1BRR LPR (LIN slave mode)	SCP1 LPR7	SCP0 LPR6	SCT2 LPR5	SCT1 LPR4	SCT0 LPR3	SCR2 LPR2	SCR1 LPR1	SCR0 LPR0
16	R :set value Sci11BRR LPR (LIN slave mode) Reset value	SCP1 LPR7 0	SCP0 LPR6 0	SCT2 LPR5 0	SCT1 LPR4 0	SCT0 LPR3 0	SCR2 LPR2 0	SCR1 LPR1 0	SCR0 LPR0 0
001Ar 001Bh	R :sut value SUI1BRR LPR (LIN slave mode) Reset value SCI1CR1	SCP1 LPR7 0 R8	SCP0 LPR6 0	SCT2 LPR5 0 SCID 0	SCT1 LPR4 0	SCT0 LPR3 0	SCR2 LPR2 0	SCR1 LPR1 0 PS	SCR0 LPR0 0 PIE 0 SBK
001Ar	R :sut value SUI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value	SCP1 LPR7 0 R8 x	- SCP0 LPR6 0 T8	SCT2 LPR5 0 SCID 0	SCT1 LPR4 0 M 0	SCT0 LPR3 0 WAKE	SCR2 LPR2 0 PCE 0	SCR1 LPR1 0 PS 0	SCR0 LPR0 0 PIE 0
001Ał 001Bh 001Ch	Reset value SCI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value SCI1CR2 Reset value SCI1CR3	SCP1 LPR7 0 R8 x	SCP0 LPR6 0 T8 0 TCIE 0	SCT2 LPR5 0 SCID 0 RIE 0	SCT1 LPR4 0 M 0	SCT0 LPR3 0 WAKE 0 TE 0	SCR2 LPR2 0 PCE 0 RE 0 LHIE	SCR1 LPR1 0 PS 0 RWU	SCR0 LPR0 0 PIE 0 SBK
001Ar 001Bh	Reset value SCI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value SCI1CR2 Reset value	SCP1 LPR7 0 R8 x	SCP0 LPR6 0 T8 0	SCT2 LPR5 0 SCID 0	SCT1 LPR4 0 M 0 ILIE 0	SCT0 LPR3 0 WAKE 0 TE 0	SCR2 LPR2 0 PCE 0 RE 0	SCR1 LPR1 0 PS 0 RWU 0	SCR0 LPR0 0 PIE 0 SBK 0
001Ar 001Bh 001Ch	Reset value SCI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value SCI1CR2 Reset value SCI1CR3 Reset Value SCI1ERPR	SCP1 LPR7 0 R8 x TIE 0 LDUM 0	SCP0 LPR6 0 T8 0 TCIE 0 LINE 0	SCT2 LPR5 0 SCID 0 RIE 0 LSLV 0	SCT1 LPR4 0 M 0 ILIE 0 LASE 0	SCT0 LPR3 0 WAKE 0 TE 0 LHDM 0	SCR2 LPR2 0 PCE 0 RE 0 LHIE 0	SCR1 LPR1 0 PS 0 RWU 0 LHDF 0	SCR0 LPR0 0 PIE 0 SBK 0 LSF 0
001Ał 001Bh 001Ch	Reset value SCI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value SCI1CR2 Reset value SCI1CR3 Reset Value SCI1ERPR LHLR (LIN slave mode)	SCP1 LPR7 0 R8 x TIE 0 LDUM 0 ERPR LHL7	SCP0 LPR6 0 T8 0 TCIE 0 LINE 0	SCT2 LPR5 0 SCID 0 RIE 0 LSLV 0	SCT1 LPR4 0 M 0 ILIE 0 LASE 0 ERPR LHL4	SCT0 LPR3 0 WAKE 0 TE 0 LHDM 0 ERPR3 LHL3	SCR2 LPR2 0 PCE 0 RE 0 LHIE 0 ERPR LHL2	SCR1 LPR1 0 PS 0 RWU 0 LHDF 0 ERPR LHL1	SCR0 LPR0 0 PIE 0 SBK 0 LSF 0
001Ar 001Bh 001Ch	Reset value SCI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value SCI1CR2 Reset value SCI1CR3 Reset Value SCI1ERPR LHLR (LIN slave mode) Reset value	SCP1 LPR7 0 R8 x TIE 0 LDUM 0 ERPR LHL7 0	SCP0 LPR6 0 T8 0 TCIE 0 LINE 0 ERPR LHL6 0	SCT2 LPR5 0 SCID 0 RIE 0 LSLV 0 ERPR LHL5 0	SCT1 LPR4 0 M 0 ILIE 0 LASE 0 ERPR LHL4 0	SCTO LPR3 0 WAKE 0 TE 0 LHDM 0 ERPR3 LHL3 0	SCR2 LPR2 0 PCE 0 RE 0 LHIE 0 ERPR LHL2 0	SCR1 LPR1 0 PS 0 RWU 0 LHDF 0 ERPR LHL1 0	SCR0 LPR0 0 PIE 0 SBK 0 LSF 0 ERPR LHL0 0
001Ar 001Bh 001Ch	Reset value SCI1BRR LPR (LIN slave mode) Reset value SCI1CR1 Reset value SCI1CR2 Reset value SCI1CR3 Reset Value SCI1ERPR LHLR (LIN slave mode)	SCP1 LPR7 0 R8 x TIE 0 LDUM 0 ERPR LHL7	SCP0 LPR6 0 T8 0 TCIE 0 LINE 0	SCT2 LPR5 0 SCID 0 RIE 0 LSLV 0	SCT1 LPR4 0 M 0 ILIE 0 LASE 0 ERPR LHL4	SCT0 LPR3 0 WAKE 0 TE 0 LHDM 0 ERPR3 LHL3	SCR2 LPR2 0 PCE 0 RE 0 LHIE 0 ERPR LHL2	SCR1 LPR1 0 PS 0 RWU 0 LHDF 0 ERPR LHL1	SCR0 LPR0 0 PIE 0 SBK 0 LSF 0

Table 85. D event filter setting (continued)

DEF3	DEF2	DEF1	DEF0	D event limit	SR = 1
1	1	1	0	15	No D event filter
1	1	1	1	16	No D event litter

Z event detection

In sensorless mode, the Z window filter becomes active after each D event. It blanks out the Z event during the time window defined by the ZWF[3:0] bits in the MZFR register (see *Table 86*). The reset value is 200µs. This window filter becomes active after both hardware and software D events.

The Z event filter becomes active after the Z window filter. It counts the number of consecutive Z events up to a limit defined by the ZEF[3:0] bits in the MZFR register. The reset value is 1. The Z bit is set when the counter limit is reached.

Sampling is done at a selectable frequency (f_{SCF}), see *Table 166*.

The Z event filter is active only for a hardware Z event (Z_H) . For a s.m. lated (Z_S) event, it is forced to 1. Z event filter is also active in sensor mode.

Figure 81. Z window and event filter flowchart Window End of blanking window Obsolete Product Yes Sampling Event filter No Yes Z event? Reset counter No Limit = 1? Increment counter Yes No Counter = limit? Yes Set the Z bit




Figure 118. PWM generator block diagram

Functional description

The three PWM signa's are generated using a free-running 12-bit PWM counter and three 13-bit compare registers for phase U, V and W: MCMPU, MCMPV and MCMPW registers respectively.

A fourth 12-bit register is needed to set-up the PWM carrier frequency: MCMP0 register.

Each or these compare registers is buffered with a preload register. Transfer from preload to active registers is done synchronously with PWM counter underflow or overflow depending on configuration. This allows compare values to be written without risks of spurious PWM transitions.

The block diagram of the PWM generator is shown in Figure 118.

Prescaler

The 12-bit PWM counter clock is supplied through a 3-bit prescaler to allow the generation of lower PWM carrier frequencies. It divides F_{mtc} by 1, 2, 3, ..., 8 to get $F_{mtc-pwm}$.

This prescaler is accessed through three bits PCP[2:0] in MPCR register; this register is buffered: the new value is taken into account after a PWM update event.

577




Figure 121. Edge-aligned PWM waveforms (compare 0 register = 8)

12-bit mode (PMS bit = 0 in the MPCR register)

This mode is useful for MCMP0 values ranging from 9 bits to 12 bits. *Figure 122* presents the way compare 0 and compare U, V, W should be loaded. It requires loading two bytes in the MCMPxH and MCMPxL registers (that is, MCMP0, MCMPU, MCMPV and MCMPW 16-bit registers) following the sequence classified below:

- write to the MCMPxL register (LSB) first
- then write to the MCMF'xr' register (MSB).

The 16-bit value is then ready to be transferred in the active register as soon as an update event occurs. This sequence is necessary to avoid potential conflicts with update interrupts causing the hardware transfer from preload to active registers: if an update event occurs in the middle of the above sequence, the update is effective only when the MSB has been written.

δ⋅bit PWM mode (PMS bit = 1 in MPCR register)

This mode is useful whenever the MCMP0 value is less than or equal to 8-bits. It allows significant CPU resource savings when computing three-phase duty cycles during PWM interrupt routines. In this mode, the compare 0 and compare U, V, W registers have the same size (8 bits). The extension of the MCMPx registers is done in using the OVFx bits in the MPCR register (refer to *Figure 122*). These bits force the related duty-cycles to 100% and are reset by hardware on occurence of a PWM update event.

Note: **Read access to registers with preload**: During read accesses, values read are the content of the preload registers, not the active registers.

Compare register active bit locations: The 13 active bits of the MCMPx registers are leftaligned. This allows temporary calculations to be done with 16-bit precision, round-up is done automatically to the 13-bit format when loading the values of the MCMPx registers.

MCMP0x registers: The configuration MCMP0H = MCMP0L = 0 is not allowed.

Note:

Note:

A_N weight register (MWGHT)




Table 122. MWGHT register description

Bit	Name	Function							
7:0	AN[7:0]	A weight value These bits contain the A_N weight value for the multiplier. In autoswitched mode the MCOMP register is automatically loaded when a Z event occurs (see Equation 10).							
Equ	ation 10	AUIGO							
Zr	256(d)	or Zn-1 x MWGHT (*)							
whe	re (*) de	pends on the DCB bit in the MCRA registe.							
Pre	Prescaler and sampling register (MPRSF)								
		2/12							

Equation 10

$$\frac{\text{Zn x MWGHT}}{256(d)}$$
 or $\frac{\text{Zn-1 x MWGHT}}{256(d)}$ (*)

Prescaler and sampling register (MPRSF)




Table 123. MCRSR register description

	Bit	ı 'arııe	Function
50/8	7.4	SA[3:0]	Sampling ratio These bits contain the sampling ratio value for current mode. Refer to <i>Table 105:</i> Sampling frequency selection on page 238.
Observe	3:0	\$T[3:0]	Step ratio These bits contain the step ratio value. It acts as a prescaler for the MTIM timer and is auto incremented/decremented with each R+ or R- event. Refer to Table 98: Step frequency/period range (4 MHz) on page 226 and Table 99: modes of accessing mtim timer-related registers on page 226.
000			

Table 138. MCFR register description (continued)

Bit	Name	Function
2:0	CFW[2:0]	Current window filter bits These bits select the length of the blanking window activated each time PWM is turned on ⁽²⁾ : 000: blanking window = off 001: blanking window = 0.5µs 010: blanking window = 1µs 011: blanking window = 1.5µs 100: blanking window = 2µs 101: blanking window = 2.5µs 110: blanking window = 3µs 111: blanking window = 3.5µs The filter blanks the output of the current comparator.

- 1. Sampling is done at $f_{PERIPH}/4$.
- 2. Times are indicated for 4 MHz f_{PERIPH}.

Motor D event filter register (MDFR)




Table 139. MDFR register description

Bit	Name	Function
7:4	DEF[3:0]	D even't filter bits These bits select the number of valid consecutive D events (when the D event is uetected) needed to generate the active event. See <i>Table 140</i> .
3:0	DWF[3:0]	D window filter bits These bits select the length of the blanking window activated at each C event. The filter blanks the D event detection. See <i>Table 141</i> .

	7:4	DEF[3:0]	These bits select the number of valid consecutive D events (when the D event is uetected) needed to generate the active event. See <i>Table 140</i> .						
10	3:0-1	DWF[3:0]	These I		t the length of the blanking windo D event detection. See <i>Table 141</i> .				
601	Table	140. D	event fil	ter sett	ing ⁽¹⁾				
000	DEF	3 DEF2	DEF1	DEF0	D event samples	SR = 1			
10	0	0	0	0	1				
	0	0	0	1	2				
0/09	0	0	1	0	3				
OF	0	0	1	1	4				
	0	1	0	0	5	No D event filter			
	0	1	0	1	6				
	0	1	1	0	7				
	0	1	1	1	8				
	1	0	0	0	9				

273/371

Warning:

Access to preload registers: Special care has to be taken with preload registers, especially when using the ST7 BSET and BRES instructions on MTC registers.

For instance, while writing to the MPHST register, the value in the preload register is written. However, while reading at the same address, the current value in the register and not the value of the preload register is obtained.

Excepted for three-phase PWM generator's registers, all preload registers are loaded in the active registers at the same time. In normal mode this is done automatically when a C event occurs, however in direct access mode (DAC bit = 1) the preload registers are loaded as soon as a value is written in the MPHST register.

Caution:

Access to write-once bits: Special care has to be taken with write-or ce bits in MPOL and MDTG registers; these bits have to be first accessed during the sateup. Any access to the other bits (not write-once) through a BRES or a BSET instruc. on locks the content of writeonce bits (no possibility for the core to distinguish individua; bit access: Read/write internal signal acts on a whole register only). This protection is then only unlocked after a processor hardware reset.


Deadtime generator register (MDTC)

MDTG				76/	Rese	Reset value: 1111 1111 (FFh			
7	6	.(5)	4	3	2	1	0		
PCN	DTE		Ub	DTG	[5:0]				
R/W	(1)			Write on	ce only				
1. Wri´e o ice	-only bit if PC	N bit is set, read	/write if PCN	I bit is reset.					
coleite	odiu	Cilla							
Obsolete P									
Obsol									

10.7.5 Op-amp programming

The flowchart for op-amp operation is shown in Figure 127.

Figure 127. Normal op-amp operation



295/371




Figure 138. PLL and clock detector signal start up sequence

- Lock does not go low without resetting the PLLEN b'c.
- Before setting the CKSEL bit by software in order to switch to the PLL clock, a period of t_{lock} must have
- 3. 2 clock cycles are missing after CKSEL = 1.
- 4. CKSEL bit must be set before enabling the CSS interrupt (CSSIE = 1).

12.6 **Memory characteristics**

12.6.1 RAM and nardware registers

Table 203. RAM and hardware registers

9/6	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-105	V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	1.6			V
005018	. Minimui hardwa	m V _{DD} supply voltage without re registers (only in Halt mode	losing data stored in RAM (in Ha). Not tested in production.	alt mode o	r under RE	ESET) or in	

13 **Package characteristics**

ECOPACK[®] 13.1

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

13.2 LQFP packages

obsolete Producits) Obsolete Producits) The following pages contain the package drawings and mechanical data as well as the thermal characteristics and soldering information for the 44- and 32-pin LarP packages.

577