




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | PIC                                                                                                                                                                   |
| Core Size                  | 8-Bit                                                                                                                                                                 |
| Speed                      | 32MHz                                                                                                                                                                 |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                             |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 17                                                                                                                                                                    |
| Program Memory Size        | 14KB (8K x 14)                                                                                                                                                        |
| Program Memory Type        | FLASH                                                                                                                                                                 |
| EEPROM Size                | 256 x 8                                                                                                                                                               |
| RAM Size                   | 1K x 8                                                                                                                                                                |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                           |
| Data Converters            | A/D 17x12b; D/A 1x5b                                                                                                                                                  |
| Oscillator Type            | External                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                    |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 20-UQFN Exposed Pad                                                                                                                                                   |
| Supplier Device Package    | 20-UQFN (4x4)                                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18445-e-gz">https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18445-e-gz</a> |



# PIC16(L)F184XX

---

## Full-Featured, Low Pin Count Microcontrollers with XLP

### Product Brief

---

---

### Description

PIC16(L)F184XX microcontrollers feature Intelligent Analog, Core Independent Peripherals (CIPs) and communication peripherals combined with eXtreme Low-Power (XLP) for a wide range of general purpose and low-power applications. Features such as a 12-bit Analog-to-Digital Converter with Computation (ADC<sup>2</sup>), Memory Access Partitioning (MAP), the Device Information Area (DIA), Power-saving operating modes, and Peripheral Pin Select (PPS), offer flexible solutions for a wide variety of custom applications.

---

### Core Features

- C Compiler Optimized RISC Architecture
- Only 48 instructions
- Operating Speed:
  - DC – 32 MHz clock input
  - 125 ns minimum instruction cycle
- Interrupt Capability
- 16-Level Deep Hardware Stack
- Timers:
  - Up to two 24-bit timers
  - Up to four 8-bit timers
  - Up to four 16-bit timers
- Low-Current Power-on Reset (POR)
- Configurable Power-up Timer (PWRTE)
- Brown-out Reset (BOR)
- Low-Power BOR (LPBOR) Option
- Windowed Watchdog Timer (WWDT):
  - Variable prescaler selection
  - Variable window size selection
  - Configurable in hardware (Configuration Words) and/or software
- Programmable Code Protection

---

### Memory

- Up to 28 KB Program Flash Memory
- Up to 2 KB Data SRAM Memory
- 256B Data EEPROM

- Direct, Indirect and Relative Addressing modes
- Memory Access Partition (MAP):
  - Write-protect
  - Customizable partition
- Device Information Area (DIA)
- Device Configuration Information (DCI)

## Operating Characteristics

---

- Operating Voltage Range:
  - 1.8V to 3.6V (PIC16LF184XX)
  - 2.3V to 5.5V (PIC16F184XX)
- Temperature Range:
  - Industrial: -40°C to 85°C
  - Extended: -40°C to 125°C

## Power-Saving Operation Modes

---

- Doze: CPU and Peripherals Running at Different Cycle Rates (typically CPU is lower)
- Idle: CPU Halted While Peripherals Operate
- Sleep: Lowest Power Consumption
- Peripheral Module Disable (PMD):
  - Ability to selectively disable hardware module to minimize active power consumption of unused peripherals

## eXtreme Low-Power (XLP) Features

---

- Sleep mode: 50 nA @ 1.8, typical
- Watchdog Timer: 500 nA @ 1.8V, typical
- Secondary Oscillator: 500 nA @ 32 kHz
- Operating Current:
  - 8 uA @ 32 kHz, 1.8V, typical
  - 32 uA/MHz @ 1.8V, typical

## Digital Peripherals

---

- Configurable Logic Cell (CLC):
  - 4 CLCs
  - Integrated combinational and sequential logic
- Complementary Waveform Generator (CWG):
  - Up to 3 CWGs
  - Rising and falling edge dead-band control
  - Full-bridge, half-bridge, 1-channel drive
  - Multiple signal sources
- Capture/Compare/PWM (CCP) modules:

- Up to 5 CCPs
  - 16-bit resolution for Capture/Compare modes
  - 10-bit resolution for PWM mode
- Pulse-Width Modulators (PWM):
  - 2 10-bit PWMs
- Numerically Controlled Oscillator (NCO):
  - Precision linear frequency generator (@50% duty cycle) with 0.0001% step size of source input clock
  - Input Clock:  $0 \text{ Hz} < f_{\text{NCO}} < 32 \text{ MHz}$
  - Resolution:  $f_{\text{NCO}}/2^{20}$
- Peripheral Pin Select (PPS):
  - I/O pin remapping of digital peripherals
- Serial Communications:
  - EUSART
    - Up to 2 EUSARTs
    - RS-232, RS-485, LIN compatible
    - Auto-Baud Detect, Auto-wake-up on Start.
  - Master Synchronous Serial Port (MSSP)
    - Up to 2 MSSPs
    - SPI
    - I<sup>2</sup>C, SMBus and PMBus™ compatible
- Data Signal Modulator (DSM)
  - Modulates a carrier signal with digital data to create custom carrier synchronized output waveforms
- Up to 26 I/O Pins:
  - Individually programmable pull-ups
  - Slew rate control
  - Interrupt-on-change with edge-select
  - Input level selection control (ST or TTL)
  - Digital open-drain enable
- Timer modules:
  - Timer0:
    - 8/16-bit timer/counter
    - Synchronous or asynchronous operation
    - Programmable prescaler/postscaler
    - Time base for capture/compare function
  - Timer1/3/5 with gate control:
    - 16-bit timer/counter
    - Programmable internal or external clock sources
    - Multiple gate sources
    - Multiple gate modes
    - Time base for capture/compare function
  - Timer2/4/6 with Hardware Limit Timer:
    - 8-bit timers

- Programmable prescaler/postscaler
- Time base for PWM function
- Hardware Limit (HLT) and one-shot extensions
- Selectable clock sources
- Signal Measurement Timer (SMT)
  - Up to 2 SMTs
  - 24-bit timer/counter with programmable prescaler

## Analog Peripherals

---

- Analog-to-Digital Converter (ADC):
  - 12-bit with up to 24 external channels
  - Conversion available during Sleep
  - Automated post-processing
  - Automated math functions on input signals:
    - Averaging, filter calculations, oversampling and threshold comparison
  - Integrated charge pump for low-voltage operation
  - CVD support
- Zero-Cross Detect (ZCD):
  - AC high voltage zero-crossing detection for simplifying TRIAC control
  - Synchronized switching control and timing
- Temperature Sensor Circuit
- Comparator:
  - 2 Comparators
  - Fixed Voltage Reference at (non)inverting input(s)
  - Comparator outputs externally accessible
- Digital-to-Analog Converter (DAC):
  - 5-bit resolution, rail-to-rail
  - Positive Reference Selection
  - Unbuffered I/O pin output
  - Internal connections to ADCs and comparators
- Fixed Voltage Reference (FVR) module:
  - 1.024V, 2.048V and 4.096V output levels

## Flexible Oscillator Structure

---

- High-Precision Internal Oscillator:
  - Software-selectable frequency range up to 32 MHz
  - $\pm 2\%$  at calibration (nominal)
- 4x PLL for use with external sources
  - up to 32 MHz (4-8 MHz input)
- 2x PLL for use with the HFINTOSC
  - up to 32 MHz
- Low-Power Internal 31 kHz Oscillator (LFINTOSC)
- External 32.768 kHz Crystal Oscillator (SOCS)

- External Oscillator Block with:
  - Three crystal/resonator modes up to 20 MHz
  - Three external clock modes up to 32 MHz
  - Fail-Safe Clock Monitor
    - Detects clock source failure
  - Oscillator Start-up Timer (OST)
    - Ensures stability of crystal oscillator sources

## Family Types

Table 1. PIC16(L)F184XX Family Types

| Device         | Program Flash Memory (Words) | Program Flash Memory (Kbytes) | Data Memory (EEPROM) (bytes) | Data SRAM (bytes) | I/O's <sup>(2)</sup> | 12-bit ADC (ch) | 5-bit DAC | Comparators | CWG | Clock Ref | Timers (8/16-bit) | CCP | PWM | NCO | EUSART | MSSP (I <sup>2</sup> C/SPI) | CLC | DSM | PPS | XLP | PMD | Windowed Watchdog Timer | Memory Access Partition | Device Information Area | Debug <sup>(1)</sup> |
|----------------|------------------------------|-------------------------------|------------------------------|-------------------|----------------------|-----------------|-----------|-------------|-----|-----------|-------------------|-----|-----|-----|--------|-----------------------------|-----|-----|-----|-----|-----|-------------------------|-------------------------|-------------------------|----------------------|
| PIC16(L)F18424 | 4096                         | 7                             | 256                          | 512               | 12                   | 11              | 1         | 2           | 2   | 1         | 4/4               | 4   | 2   | 1   | 1      | 1                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18425 | 8192                         | 14                            | 256                          | 1024              | 12                   | 11              | 1         | 2           | 2   | 1         | 4/4               | 4   | 2   | 1   | 1      | 2                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18426 | 16384                        | 28                            | 256                          | 2048              | 12                   | 11              | 1         | 2           | 2   | 1         | 4/4               | 4   | 2   | 1   | 1      | 2                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18444 | 4096                         | 7                             | 256                          | 512               | 12                   | 17              | 1         | 2           | 2   | 1         | 4/4               | 4   | 2   | 1   | 1      | 1                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18445 | 8192                         | 14                            | 256                          | 1024              | 12                   | 17              | 1         | 2           | 2   | 1         | 4/4               | 4   | 2   | 1   | 1      | 2                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18446 | 16384                        | 28                            | 256                          | 2048              | 12                   | 17              | 1         | 2           | 2   | 1         | 4/4               | 4   | 2   | 1   | 1      | 2                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18455 | 8192                         | 14                            | 256                          | 1024              | 26                   | 24              | 1         | 2           | 3   | 1         | 4/4               | 5   | 2   | 1   | 2      | 2                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |
| PIC16(L)F18456 | 16384                        | 28                            | 256                          | 2048              | 26                   | 24              | 1         | 2           | 3   | 1         | 4/4               | 5   | 2   | 1   | 2      | 2                           | 4   | 1   | Y   | Y   | Y   | Y                       | Y                       | Y                       | I                    |

**Note:**

1. I - Debugging integrated on chip.
2. One pin is input-only.

## Packages

| Packages       | PDIP | SOIC | SSOP | TSSOP | UQFN (4x4) |
|----------------|------|------|------|-------|------------|
| PIC16(L)F18424 | •    | •    |      | •     | •          |
| PIC16(L)F18425 | •    | •    |      | •     | •          |
| PIC16(L)F18426 | •    | •    |      | •     | •          |
| PIC16(L)F18444 | •    | •    | •    |       | •          |

| Packages       | PDIP | SOIC | SSOP | TSSOP | UQFN (4x4) |
|----------------|------|------|------|-------|------------|
| PIC16(L)F18445 | •    | •    | •    |       | •          |
| PIC16(L)F18446 | •    | •    | •    |       | •          |
| PIC16(L)F18455 | •    | •    | •    |       | •          |
| PIC16(L)F18456 | •    | •    | •    |       | •          |

**Note:** Pin details are subject to change.




**Important:** For other small form-factor package availability and marking information, visit [www.microchip.com/packaging](http://www.microchip.com/packaging) or contact your local sales office.


## Pin Diagrams

### 1 14/16-Pin Diagrams

**Figure 1. 14-Pin PDIP, SOIC, TSSOP**



**Figure 2. 16-Pin UQFN (4x4)**



**Note:** It is recommended that the exposed bottom pad be connected to V<sub>SS</sub>.

### Related Links

[14/16-Pin Allocation Table](#)

## 2 20-Pin Diagrams

Figure 3. 20-Pin PDIP, SOIC, TSSOP





Figure 4. 20-Pin UQFN (4x4)



**Note:** It is recommended that the exposed bottom pad be connected to V<sub>SS</sub>.

### Related Links

[20-Pin Allocation Table](#)



## 3 28-Pin Diagrams

Figure 5. 28-pin SPDIP, SSOP, SOIC





Figure 6. 28-pin UQFN



**Note:** It is recommended that the exposed bottom pad be connected to  $V_{SS}$ .

### Related Links

[28-Pin Allocation Table](#)

## Pin Allocation Tables

### 1 14/16-Pin Allocation Table

| I/O                | 14-pin PDIP/SOIC/TSSOP | 16-pin UQFN | ADC                          | Reference | Comparator       | NCO     | DAC       | DSM                   | Timers                                                                | CCP                   | PWM     | CWG                                            | MSSP                                               | ZCD  | EUSART                                     | CLC                   | CLKR | Interrupts | Pull-up | Basic                   |
|--------------------|------------------------|-------------|------------------------------|-----------|------------------|---------|-----------|-----------------------|-----------------------------------------------------------------------|-----------------------|---------|------------------------------------------------|----------------------------------------------------|------|--------------------------------------------|-----------------------|------|------------|---------|-------------------------|
| RA0                | 13                     | 12          | ANA0                         | —         | C1IN0+           | —       | DAC1OUT1  | MDSRC <sup>(1)</sup>  | —                                                                     | —                     | —       | —                                              | SS2 <sup>(1)</sup>                                 | —    | —                                          | —                     | —    | IOCA0      | Y       | ICDDAT<br>ICSPDAT       |
| RA1                | 12                     | 11          | ANA1                         | ADCVREF+  | C1IN0<br>C2IN0-  | —       | DAC1VREF+ | —                     | —                                                                     | —                     | —       | —                                              | —                                                  | —    | —                                          | —                     | —    | IOCA1      | Y       | ICDCLK<br>ICSPCLK       |
| RA2                | 11                     | 10          | ANA2                         | ADCVREF-  | —                | —       | DAC1VREF- | —                     | T0CKI <sup>(1)</sup>                                                  | CCP3IN <sup>(1)</sup> | —       | CWG1IN <sup>(1)</sup><br>CWG2IN <sup>(1)</sup> | —                                                  | ZCD1 | —                                          | —                     | —    | IOCA2      | Y       | INT0 <sup>(1)</sup>     |
| RA3                | 4                      | 3           | —                            | —         | —                | —       | —         | —                     | T6IN <sup>(1)</sup>                                                   | —                     | —       | —                                              | —                                                  | —    | —                                          | —                     | —    | IOCA3      | Y       | MCLR<br>Vpp             |
| RA4                | 3                      | 2           | ANA4                         | —         | —                | —       | —         | —                     | T1G <sup>(1)</sup><br>SMT1WIN <sup>(1)</sup>                          | —                     | —       | —                                              | —                                                  | —    | —                                          | —                     | —    | IOCA4      | Y       | CLKOUT<br>SOSCO<br>OSC2 |
| RA5                | 2                      | 1           | ANA5                         | —         | —                | —       | —         | —                     | T1CKI <sup>(1)</sup><br>T2IN <sup>(1)</sup><br>SMT1SIG <sup>(1)</sup> | —                     | —       | —                                              | —                                                  | —    | —                                          | CLCIN3 <sup>(1)</sup> | —    | IOCA5      | Y       | CLKIN<br>SOSCI<br>OSC1  |
| RC0                | 10                     | 9           | ANC0                         | —         | C2IN0+           | —       | —         | —                     | T5CKI <sup>(1)</sup>                                                  | —                     | —       | —                                              | SCK1 <sup>(1)</sup><br>SCL1 <sup>(1,3,4)</sup>     | —    | —                                          | —                     | —    | IOCC0      | Y       | —                       |
| RC1                | 9                      | 8           | ANC1                         | —         | C1IN1-<br>C2IN1- | —       | —         | —                     | T4IN <sup>(1)</sup>                                                   | CCP4IN <sup>(1)</sup> | —       | —                                              | SDI1 <sup>(1)</sup><br>SDA1 <sup>(1,3,4)</sup>     | —    | —                                          | CLCIN2 <sup>(1)</sup> | —    | IOCC1      | Y       | —                       |
| RC2                | 8                      | 7           | ANC2<br>ADACT <sup>(1)</sup> | —         | C1IN2-<br>C2IN2- | —       | —         | MDCARL <sup>(1)</sup> | —                                                                     | —                     | —       | —                                              | —                                                  | —    | —                                          | —                     | —    | IOCC2      | Y       | —                       |
| RC3                | 7                      | 6           | ANC3                         | —         | C1IN3-<br>C2IN3- | —       | —         | —                     | T5G <sup>(1)</sup>                                                    | CCP2IN <sup>(1)</sup> | —       | —                                              | SS1 <sup>(1)</sup>                                 | —    | —                                          | CLCIN0 <sup>(1)</sup> | —    | IOCC3      | Y       | —                       |
| RC4                | 6                      | 5           | ANC4                         | —         | —                | —       | —         | —                     | T3G <sup>(1)</sup>                                                    | —                     | —       | —                                              | SCK2 <sup>(1,5)</sup><br>SCL2 <sup>(1,3,4,5)</sup> | —    | CK1 <sup>(1,3)</sup>                       | CLCIN1 <sup>(1)</sup> | —    | IOCC4      | Y       | —                       |
| RC5                | 5                      | 4           | ANC5                         | —         | —                | —       | —         | MDCARH <sup>(1)</sup> | T3CKI <sup>(1)</sup>                                                  | CCP1IN <sup>(1)</sup> | —       | —                                              | SDI2 <sup>(1,5)</sup><br>SDA2 <sup>(1,3,4,5)</sup> | —    | RX1 <sup>(1)</sup><br>DT1 <sup>(1,3)</sup> | —                     | —    | IOCC5      | Y       | —                       |
| VDD                | 1                      | 16          | —                            | —         | —                | —       | —         | —                     | —                                                                     | —                     | —       | —                                              | —                                                  | —    | —                                          | —                     | —    | —          | —       | VDD                     |
| VSS                | 14                     | 13          | —                            | —         | —                | —       | —         | —                     | —                                                                     | —                     | —       | —                                              | —                                                  | —    | —                                          | —                     | —    | —          | —       | VSS                     |
| OUT <sup>(2)</sup> | —                      | —           | ADCGRDA                      | —         | C1OUT            | NCO1OUT | —         | DSM1OUT               | TMR0OUT                                                               | CCP1OUT               | PWM6OUT | CWG1A<br>CWG2A                                 | SDO1<br>SDO2                                       | —    | DT1 <sup>(3)</sup>                         | CLC1OUT               | CLKR | —          | —       | —                       |

| I/O | 14-pin PDIP/SOIC/TSSOP | 16-pin UQFN | ADC     | Reference | Comparator | NCO | DAC | DSM | Timers | CCP     | PWM     | CWG            | MSSP                                       | ZCD | EUSART             | CLC     | CLKR | Interrupts | Pull-up | Basic |
|-----|------------------------|-------------|---------|-----------|------------|-----|-----|-----|--------|---------|---------|----------------|--------------------------------------------|-----|--------------------|---------|------|------------|---------|-------|
|     | —                      | —           | ADCGRDB | —         | C2OUT      | —   | —   | —   | —      | CCP2OUT | PWM7OUT | CWG1B<br>CWG2B | SCK1<br>SCK2                               | —   | CK1 <sup>(3)</sup> | CLC2OUT | —    | —          | —       | —     |
|     | —                      | —           | —       | —         | —          | —   | —   | —   | —      | CCP3OUT | —       | CWG1C<br>CWG2C | SCL1 <sup>(3)</sup><br>SCL2 <sup>(3)</sup> | —   | TX1                | CLC3OUT | —    | —          | —       | —     |
|     | —                      | —           | —       | —         | —          | —   | —   | —   | —      | CCP4OUT | —       | CWG1D<br>CWG2D | SDA1 <sup>(3)</sup><br>SDA2 <sup>(3)</sup> | —   | —                  | CLC4OUT | —    | —          | —       | —     |

## Note:

1. This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
2. All digital output signals shown in these rows are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.
3. This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
4. These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLV register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.
5. MSSP2 is not available on the PIC16(L)F18424 or PIC16(L)F18444 devices.

## 2 20-Pin Allocation Table

| I/O | 20-pin PDIP/SOIC/TSSOP | 20-pin UQFN | ADC  | Reference    | Comparator       | NCO | DAC           | DSM                  | Timers               | CCP                   | PWM | CWG                                            | MSSP               | ZCD  | EUSART | CLC                   | CLKR | Interrupts | Pull-up | Basic               |
|-----|------------------------|-------------|------|--------------|------------------|-----|---------------|----------------------|----------------------|-----------------------|-----|------------------------------------------------|--------------------|------|--------|-----------------------|------|------------|---------|---------------------|
| RA0 | 19                     | 16          | ANA0 | —            | C1IN0+           | —   | DAC1OUT1      | —                    | —                    | —                     | —   | —                                              | —                  | —    | —      | —                     | —    | IOCA0      | Y       | ICDDAT/<br>ICSPDAT  |
| RA1 | 18                     | 15          | ANA1 | ADCVREF<br>+ | C1IN0-<br>C2IN0- | —   | DAC1VREF<br>+ | MDSRC <sup>(1)</sup> | —                    | —                     | —   | —                                              | SS2 <sup>(1)</sup> | —    | —      | —                     | —    | IOCA1      | Y       | ICDCLK/<br>ICSPCLK  |
| RA2 | 17                     | 14          | ANA2 | ADCVREF-     | —                | —   | DAC1VREF-     | —                    | T0CKI <sup>(1)</sup> | —                     | —   | CWG1IN <sup>(1)</sup><br>CWG2IN <sup>(1)</sup> | —                  | ZCD1 | —      | CLCIN0 <sup>(1)</sup> | —    | IOCA2      | Y       | INT0 <sup>(1)</sup> |
| RA3 | 4                      | 1           | —    | —            | —                | —   | —             | —                    | —                    | —                     | —   | —                                              | —                  | —    | —      | —                     | —    | IOCA3      | Y       | MCLR<br>Vpp         |
| RA4 | 3                      | 20          | ANA4 | —            | —                | —   | —             | —                    | T1G <sup>(1)</sup>   | CCP4IN <sup>(1)</sup> | —   | —                                              | —                  | —    | —      | —                     | —    | IOCA4      | Y       | CLKOUT              |

# PIC16(L)F184XX

| I/O                | 20-pin PDIP/SOIC/TSSOP | 20-pin UQFN | ADC                          | Reference | Comparator       | NCO     | DAC | DSM                   | Timers                                                                | CCP                   | PWM     | CWG            | MSSP                                               | ZCD | EUSART                                     | CLC                   | CLKR | Interrupts | Pull-up | Basic                  |
|--------------------|------------------------|-------------|------------------------------|-----------|------------------|---------|-----|-----------------------|-----------------------------------------------------------------------|-----------------------|---------|----------------|----------------------------------------------------|-----|--------------------------------------------|-----------------------|------|------------|---------|------------------------|
|                    |                        |             |                              |           |                  |         |     |                       | SMT1WIN <sup>(1)</sup>                                                |                       |         |                |                                                    |     |                                            |                       |      |            |         | SOSCO<br>OSC2          |
| RA5                | 2                      | 19          | ANA5                         | —         | —                | —       | —   | —                     | T1CKI <sup>(1)</sup><br>T2IN <sup>(1)</sup><br>SMT1SIG <sup>(1)</sup> | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCA5      | Y       | CLKIN<br>SOSCI<br>OSC1 |
| RB4                | 13                     | 10          | ANB4                         | —         | —                | —       | —   | —                     | T5G <sup>(1)</sup>                                                    | —                     | —       | —              | SDI1 <sup>(1)</sup><br>SDA1 <sup>(1,3,4)</sup>     | —   | —                                          | CLCIN2 <sup>(1)</sup> | —    | IOCB4      | Y       | —                      |
| RB5                | 12                     | 9           | ANB5                         | —         | —                | —       | —   | —                     | —                                                                     | CCP3IN <sup>(1)</sup> | —       | —              | SCK2 <sup>(1,5)</sup><br>SCL2 <sup>(1,3,4,5)</sup> | —   | RX1 <sup>(1)</sup><br>DT1 <sup>(1,3)</sup> | CLCIN3 <sup>(1)</sup> | —    | IOCB5      | Y       | —                      |
| RB6                | 11                     | 8           | ANB6                         | —         | —                | —       | —   | —                     | —                                                                     | —                     | —       | —              | SCK1 <sup>(1)</sup><br>SCL1 <sup>(1,3,4)</sup>     | —   | —                                          | —                     | —    | IOCB6      | Y       | —                      |
| RB7                | 10                     | 7           | ANB7                         | —         | —                | —       | —   | —                     | T6IN <sup>(1)</sup>                                                   | —                     | —       | —              | SDI2 <sup>(1,5)</sup><br>SDA2 <sup>(1,3,4,5)</sup> | —   | CK1 <sup>(1,3)</sup>                       | —                     | —    | IOCB7      | Y       | —                      |
| RC0                | 16                     | 13          | ANC0                         | —         | C2IN0+           | —       | —   | —                     | T3CKI <sup>(1)</sup><br>T3G <sup>(1)</sup>                            | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCC0      | Y       | —                      |
| RC1                | 15                     | 12          | ANC1                         | —         | C1IN1-<br>C2IN1- | —       | —   | —                     | —                                                                     | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCC1      | Y       | —                      |
| RC2                | 14                     | 11          | ANC2<br>ADACT <sup>(1)</sup> | —         | C1IN2-<br>C2IN2- | —       | —   | MDCARL <sup>(1)</sup> | T5CKI <sup>(1)</sup>                                                  | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCC2      | Y       | —                      |
| RC3                | 7                      | 4           | ANC3                         | —         | C1IN3-<br>C2IN3- | —       | —   | —                     | —                                                                     | CCP2IN <sup>(1)</sup> | —       | —              | —                                                  | —   | —                                          | CLCIN1 <sup>(1)</sup> | —    | IOCC3      | Y       | —                      |
| RC4                | 6                      | 3           | ANC4                         | —         | —                | —       | —   | —                     | —                                                                     | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCC4      | Y       | —                      |
| RC5                | 5                      | 2           | ANC5                         | —         | —                | —       | —   | MDCARH <sup>(1)</sup> | T4IN <sup>(1)</sup>                                                   | CCP1IN <sup>(1)</sup> | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCC5      | Y       | —                      |
| RC6                | 8                      | 5           | ANC6                         | —         | —                | —       | —   | —                     | —                                                                     | —                     | —       | —              | SS1 <sup>(1)</sup>                                 | —   | —                                          | —                     | —    | IOCC6      | Y       | —                      |
| RC7                | 9                      | 6           | ANC7                         | —         | —                | —       | —   | —                     | —                                                                     | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | IOCC7      | Y       | —                      |
| VDD                | 1                      | 18          | —                            | —         | —                | —       | —   | —                     | —                                                                     | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | —          | —       | VDD                    |
| VSS                | 20                     | 17          | —                            | —         | —                | —       | —   | —                     | —                                                                     | —                     | —       | —              | —                                                  | —   | —                                          | —                     | —    | —          | —       | VSS                    |
| OUT <sup>(2)</sup> | —                      | —           | ADCGRDA                      | —         | C1OUT            | NCO1OUT | —   | DSM1OUT               | TMR0OUT                                                               | CCP1OUT               | PWM6OUT | CWG1A<br>CWG2A | SDO1<br>SDO2                                       | —   | DT1 <sup>(3)</sup>                         | CLC1OUT               | CLKR | —          | —       | —                      |
|                    | —                      | —           | ADCGRDB                      | —         | C2OUT            | —       | —   | —                     | —                                                                     | CCP2OUT               | PWM7OUT | CWG1B<br>CWG2B | SCK1<br>SCK2                                       | —   | CK1 <sup>(3)</sup>                         | CLC2OUT               | —    | —          | —       | —                      |

| I/O | 20-pin PDIP/SOIC/TSSOP | 20-pin UQFN | ADC | Reference | Comparator | NCO | DAC | DSM | Timers | CCP     | PWM | CWG            | MSSP                                       | ZCD | EUSART | CLC     | CLKR | Interrupts | Pull-up | Basic |
|-----|------------------------|-------------|-----|-----------|------------|-----|-----|-----|--------|---------|-----|----------------|--------------------------------------------|-----|--------|---------|------|------------|---------|-------|
|     | —                      | —           | —   | —         | —          | —   | —   | —   | —      | CCP3OUT | —   | CWG1C<br>CWG2C | SCL1 <sup>(3)</sup><br>SCL2 <sup>(3)</sup> | —   | TX1    | CLC3OUT | —    | —          | —       | —     |
|     | —                      | —           | —   | —         | —          | —   | —   | —   | —      | CCP4OUT | —   | CWG1D<br>CWG2D | SDA1 <sup>(3)</sup><br>SDA2 <sup>(3)</sup> | —   | —      | CLC4OUT | —    | —          | —       | —     |

## Note:

1. This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
2. All digital output signals shown in these rows are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.
3. This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.
4. These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLV register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.
5. MSSP2 is not available on the PIC16(L)F18424 or PIC16(L)F18444 devices.

## 3 28-Pin Allocation Table

| I/O | 28-pin PDIP/SOIC/TSSOP | 28-pin UQFN | ADC  | Reference | Comparator       | NCO | DAC                   | DSM                   | Timers               | CCP                   | PWM | CWG                   | MSSP               | ZCD  | EUSART | CLC                   | CLKR | Interrupts | Pull-up | Basic               |
|-----|------------------------|-------------|------|-----------|------------------|-----|-----------------------|-----------------------|----------------------|-----------------------|-----|-----------------------|--------------------|------|--------|-----------------------|------|------------|---------|---------------------|
| RA0 | 2                      | 27          | ANA0 | —         | C1IN0-<br>C2IN0- | —   | —                     | —                     | —                    | —                     | —   | —                     | —                  | —    | —      | CLCIN0 <sup>(1)</sup> | —    | IOCA0      | Y       | —                   |
| RA1 | 3                      | 28          | ANA1 | —         | C1IN1-<br>C2IN1- | —   | —                     | —                     | —                    | —                     | —   | —                     | —                  | —    | —      | CLCIN1 <sup>(1)</sup> | —    | IOCA1      | Y       | —                   |
| RA2 | 4                      | 1           | ANA2 | ADCVREF-  | C1IN0+<br>C2IN0+ | —   | DAC1VREF-<br>DAC1OUT1 | —                     | —                    | —                     | —   | —                     | —                  | —    | —      | —                     | —    | IOCA2      | Y       | —                   |
| RA3 | 5                      | 2           | ANA3 | ADCVREF+  | C1IN1+           | —   | DAC1VREF+             | MDCARL <sup>(1)</sup> | —                    | —                     | —   | —                     | —                  | —    | —      | —                     | —    | IOCA3      | Y       | —                   |
| RA4 | 6                      | 3           | ANA4 | —         | —                | —   | —                     | MDCARH <sup>(1)</sup> | T0CKI <sup>(1)</sup> | CCP5IN <sup>(1)</sup> | —   | —                     | —                  | —    | —      | —                     | —    | IOCA4      | Y       | —                   |
| RA5 | 7                      | 4           | ANA5 | —         | —                | —   | —                     | MDSRC <sup>(1)</sup>  | —                    | —                     | —   | —                     | SS1 <sup>(1)</sup> | —    | —      | —                     | —    | IOCA5      | Y       | —                   |
| RA6 | 10                     | 7           | ANA6 | —         | —                | —   | —                     | —                     | —                    | —                     | —   | —                     | —                  | —    | —      | —                     | —    | IOCA6      | Y       | OSC2<br>CLKOUT      |
| RA7 | 9                      | 6           | ANA7 | —         | —                | —   | —                     | —                     | —                    | —                     | —   | —                     | —                  | —    | —      | —                     | —    | IOCA7      | Y       | OSC1<br>CLKIN       |
| RB0 | 21                     | 18          | ANB0 | —         | C2IN1+           | —   | —                     | —                     | —                    | CCP4IN <sup>(1)</sup> | —   | CWG1IN <sup>(1)</sup> | —                  | ZCD1 | —      | —                     | —    | IOCB0      | Y       | INT0 <sup>(1)</sup> |

# PIC16(L)F184XX

| I/O    | 28-pin PDIP/SOIC/TSSOP | 28-pin UQFN | ADC              | Reference | Comparator       | NCO | DAC      | DSM     | Timers                                       | CCP       | PWM     | CWG                     | MSSP                       | ZCD | EUSART             | CLC                | CLKR | Interrupts | Pull-up | Basic             |
|--------|------------------------|-------------|------------------|-----------|------------------|-----|----------|---------|----------------------------------------------|-----------|---------|-------------------------|----------------------------|-----|--------------------|--------------------|------|------------|---------|-------------------|
| RB1    | 22                     | 19          | ANB1             | —         | C1IN3-<br>C2IN3- | —   | —        | —       | —                                            | —         | —       | CWG2IN(1)               | SCK2(1)<br>SCL2(1,3)       | —   | —                  | —                  | —    | IOCB1      | Y       | —                 |
| RB2    | 23                     | 20          | ANB2             | —         | —                | —   | —        | —       | —                                            | —         | —       | CWG3IN(1)               | SDI2(1)<br>SDA2(1,3)SS2(1) | —   | —                  | —                  | —    | IOCB2      | Y       | —                 |
| RB3    | 24                     | 21          | ANB3             | —         | C1IN2-<br>C2IN2- | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | —                  | —    | IOCB3      | Y       | —                 |
| RB4    | 25                     | 22          | ANB4<br>ADACT(1) | —         | —                | —   | —        | —       | T5G(1)<br>SMT2WIN(1)                         | —         | —       | —                       | —                          | —   | —                  | —                  | —    | IOCB4      | Y       | —                 |
| RB5    | 26                     | 23          | ANB5             | —         | —                | —   | —        | —       | T1G(1)<br>SMT2SIG(1)                         | CCP3IN(1) | —       | —                       | —                          | —   | —                  | —                  | —    | IOCB5      | Y       | —                 |
| RB6    | 27                     | 24          | ANB6             | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | CK2(1,3)           | CLCIN2(1)          | —    | IOCB6      | Y       | ICSPCLK<br>ICDCLK |
| RB7    | 28                     | 25          | ANB7             | —         | —                | —   | DAC1OUT2 | —       | T6IN(1)                                      | —         | —       | —                       | —                          | —   | RX2(1)<br>DT2(1,3) | —                  | —    | IOCB7      | Y       | ICSPDAT<br>ICDDAT |
| RC0    | 11                     | 8           | ANC0             | —         | —                | —   | —        | —       | T1CKI(1)<br>T3CKI(1)<br>T3G(1)<br>SMT1WIN(1) | —         | —       | —                       | —                          | —   | —                  | —                  | —    | IOCC0      | Y       | SOSCO             |
| RC1    | 12                     | 9           | ANC1             | —         | —                | —   | —        | —       | SMT1SIG(1)                                   | CCP2IN(1) | —       | —                       | —                          | —   | —                  | —                  | —    | IOCC1      | Y       | SOSCI             |
| RC2    | 13                     | 10          | ANC2             | —         | —                | —   | —        | —       | T5CKI(1)                                     | CCP1IN(1) | —       | —                       | —                          | —   | —                  | —                  | —    | IOCC2      | Y       | —                 |
| RC3    | 14                     | 11          | ANC3             | —         | —                | —   | —        | —       | T2IN(1)                                      | —         | —       | —                       | SCK1(1)<br>SCL1(1,3)       | —   | —                  | —                  | —    | IOCC3      | Y       | —                 |
| RC4    | 15                     | 12          | ANC4             | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | SDI1(1)<br>SDA1(1,3)       | —   | —                  | —                  | —    | IOCC4      | Y       | —                 |
| RC5    | 16                     | 13          | ANC5             | —         | —                | —   | —        | —       | T4IN(1)                                      | —         | —       | —                       | —                          | —   | —                  | —                  | —    | IOCC5      | Y       | —                 |
| RC6    | 17                     | 14          | ANC6             | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | CK1(1,3)           | —    | IOCC6      | Y       | —                 |
| RC7    | 18                     | 15          | ANC7             | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | RX1(1)<br>DT1(1,3) | —    | IOCC7      | Y       | —                 |
| RE3    | 1                      | 26          | —                | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | —                  | —    | IOCE3      | Y       | MCLR<br>VPP       |
| VDD    | 20                     | 17          | —                | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | —                  | —    | —          | —       | VDD               |
| VSS    | 8                      | 5           | —                | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | —                  | —    | —          | —       | VSS               |
| VSS    | 19                     | 16          | —                | —         | —                | —   | —        | —       | —                                            | —         | —       | —                       | —                          | —   | —                  | —                  | —    | —          | —       | VSS               |
| OUT(2) | —                      | —           | ADCGRDA          | —         | C1OUT<br>NCO1OUT | —   | —        | DSM1OUT | TMR0OUT                                      | CCP1OUT   | PWM6OUT | CWG1A<br>CWG2A<br>CWG3A | SDO1<br>SDO2               | —   | DT1(3)<br>DT2(3)   | CLC1OUT            | CLKR | —          | —       | —                 |

| I/O | 28-pin PDIP/SOIC/TSSOP | 28-pin UQFN | ADC     | Reference | Comparator | NCO | DAC | DSM | Timers | CCP     | PWM     | CWG                     | MSSP                                       | ZCD | EUSART                                   | CLC     | CLKR | Interrupts | Pull-up | Basic |
|-----|------------------------|-------------|---------|-----------|------------|-----|-----|-----|--------|---------|---------|-------------------------|--------------------------------------------|-----|------------------------------------------|---------|------|------------|---------|-------|
| —   | —                      | —           | ADCGRDB | —         | C2OUT      | —   | —   | —   | —      | CCP2OUT | PWM7OUT | CWG1B<br>CWG2B<br>CWG3B | SCK1<br>SCK2                               | —   | CK1 <sup>(3)</sup><br>CK2 <sup>(3)</sup> | CLC2OUT | —    | —          | —       | —     |
| —   | —                      | —           | —       | —         | —          | —   | —   | —   | —      | CCP3OUT | —       | CWG1C<br>CWG2C<br>CWG3C | SCL1 <sup>(3)</sup><br>SCL2 <sup>(3)</sup> | —   | TX1<br>TX2                               | CLC3OUT | —    | —          | —       | —     |
| —   | —                      | —           | —       | —         | —          | —   | —   | —   | —      | CCP4OUT | —       | CWG1D<br>CWG2D<br>CWG3D | SDA1 <sup>(3)</sup><br>SDA2 <sup>(3)</sup> | —   | —                                        | CLC4OUT | —    | —          | —       | —     |
| —   | —                      | —           | —       | —         | —          | —   | —   | —   | —      | CCP5OUT | —       | —                       | —                                          | —   | —                                        | —       | —    | —          | —       | —     |

**Note:**

1. This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.
2. All digital output signals shown in these rows are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.
3. This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

---

## The Microchip Web Site

---

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

---

## Customer Change Notification Service

---

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

---

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

---

## Microchip Devices Code Protection Feature

---

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.



- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, KeeLoq logo, Klear, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KlearNet, KlearNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2115-3

## Quality Management System Certified by DNV

---

### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## Worldwide Sales and Service

| AMERICAS                                                                                                                                                                                                                                                                                                      | ASIA/PACIFIC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | ASIA/PACIFIC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | EUROPE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Corporate Office</b><br>2355 West Chandler Blvd.<br>Chandler, AZ 85224-6199<br>Tel: 480-792-7200<br>Fax: 480-792-7277<br>Technical Support:<br><a href="http://www.microchip.com/support">http://www.microchip.com/support</a><br>Web Address:<br><a href="http://www.microchip.com">www.microchip.com</a> | <b>Asia Pacific Office</b><br>Suites 3707-14, 37th Floor<br>Tower 6, The Gateway<br>Harbour City, Kowloon<br><b>Hong Kong</b><br>Tel: 852-2943-5100<br>Fax: 852-2401-3431<br><b>Australia - Sydney</b><br>Tel: 61-2-9868-6733<br>Fax: 61-2-9868-6755<br><b>China - Beijing</b><br>Tel: 86-10-8569-7000<br>Fax: 86-10-8528-2104<br><b>China - Chengdu</b><br>Tel: 86-28-8665-5511<br>Fax: 86-28-8665-7889<br><b>China - Chongqing</b><br>Tel: 86-23-8980-9588<br>Fax: 86-23-8980-9500<br><b>China - Dongguan</b><br>Tel: 86-769-8702-9880<br><b>China - Guangzhou</b><br>Tel: 86-20-8755-8029<br><b>China - Hangzhou</b><br>Tel: 86-571-8792-8115<br>Fax: 86-571-8792-8116<br><b>China - Hong Kong SAR</b><br>Tel: 852-2943-5100<br>Fax: 852-2401-3431<br><b>China - Nanjing</b><br>Tel: 86-25-8473-2460<br>Fax: 86-25-8473-2470<br><b>China - Qingdao</b><br>Tel: 86-532-8502-7355<br>Fax: 86-532-8502-7205<br><b>China - Shanghai</b><br>Tel: 86-21-3326-8000<br>Fax: 86-21-3326-8021<br><b>China - Shenyang</b><br>Tel: 86-24-2334-2829<br>Fax: 86-24-2334-2393<br><b>China - Shenzhen</b><br>Tel: 86-755-8864-2200<br>Fax: 86-755-8203-1760<br><b>China - Wuhan</b><br>Tel: 86-27-5980-5300<br>Fax: 86-27-5980-5118<br><b>China - Xian</b><br>Tel: 86-29-8833-7252<br>Fax: 86-29-8833-7256 | <b>China - Xiamen</b><br>Tel: 86-592-2388138<br>Fax: 86-592-2388130<br><b>China - Zhuhai</b><br>Tel: 86-756-3210040<br>Fax: 86-756-3210049<br><b>India - Bangalore</b><br>Tel: 91-80-3090-4444<br>Fax: 91-80-3090-4123<br><b>India - New Delhi</b><br>Tel: 91-11-4160-8631<br>Fax: 91-11-4160-8632<br><b>India - Pune</b><br>Tel: 91-20-3019-1500<br><b>Japan - Osaka</b><br>Tel: 81-6-6152-7160<br>Fax: 81-6-6152-9310<br><b>Japan - Tokyo</b><br>Tel: 81-3-6880-3770<br>Fax: 81-3-6880-3771<br><b>Korea - Daegu</b><br>Tel: 82-53-744-4301<br>Fax: 82-53-744-4302<br><b>Korea - Seoul</b><br>Tel: 82-2-554-7200<br>Fax: 82-2-558-5932 or<br>82-2-558-5934<br><b>Malaysia - Kuala Lumpur</b><br>Tel: 60-3-6201-9857<br>Fax: 60-3-6201-9859<br><b>Malaysia - Penang</b><br>Tel: 60-4-227-8870<br>Fax: 60-4-227-4068<br><b>Philippines - Manila</b><br>Tel: 63-2-634-9065<br>Fax: 63-2-634-9069<br><b>Singapore</b><br>Tel: 65-6334-8870<br>Fax: 65-6334-8850<br><b>Taiwan - Hsin Chu</b><br>Tel: 886-3-5778-366<br>Fax: 886-3-5770-955<br><b>Taiwan - Kaohsiung</b><br>Tel: 886-7-213-7830<br><b>Taiwan - Taipei</b><br>Tel: 886-2-2508-8600<br>Fax: 886-2-2508-0102<br><b>Thailand - Bangkok</b><br>Tel: 66-2-694-1351<br>Fax: 66-2-694-1350 | <b>Austria - Wels</b><br>Tel: 43-7242-2244-39<br>Fax: 43-7242-2244-393<br><b>Denmark - Copenhagen</b><br>Tel: 45-4450-2828<br>Fax: 45-4485-2829<br><b>Finland - Espoo</b><br>Tel: 358-9-4520-820<br><b>France - Paris</b><br>Tel: 33-1-69-53-63-20<br>Fax: 33-1-69-30-90-79<br><b>France - Saint Cloud</b><br>Tel: 33-1-30-60-70-00<br><b>Germany - Garching</b><br>Tel: 49-8931-9700<br><b>Germany - Haan</b><br>Tel: 49-2129-3766400<br><b>Germany - Heilbronn</b><br>Tel: 49-7131-67-3636<br><b>Germany - Karlsruhe</b><br>Tel: 49-721-625370<br><b>Germany - Munich</b><br>Tel: 49-89-627-144-0<br>Fax: 49-89-627-144-44<br><b>Germany - Rosenheim</b><br>Tel: 49-8031-354-560<br><b>Israel - Ra'anana</b><br>Tel: 972-9-744-7705<br><b>Italy - Milan</b><br>Tel: 39-0331-742611<br>Fax: 39-0331-466781<br><b>Italy - Padova</b><br>Tel: 39-049-7625286<br><b>Netherlands - Drunen</b><br>Tel: 31-416-690399<br>Fax: 31-416-690340<br><b>Norway - Trondheim</b><br>Tel: 47-7289-7561<br><b>Poland - Warsaw</b><br>Tel: 48-22-3325737<br><b>Romania - Bucharest</b><br>Tel: 40-21-407-87-50<br><b>Spain - Madrid</b><br>Tel: 34-91-708-08-90<br>Fax: 34-91-708-08-91<br><b>Sweden - Gothenberg</b><br>Tel: 46-31-704-60-40<br><b>Sweden - Stockholm</b><br>Tel: 46-8-5090-4654<br><b>UK - Wokingham</b><br>Tel: 44-118-921-5800<br>Fax: 44-118-921-5820 |