

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | 768 |
| Total RAM Bits | - |
| Number of I/O | 34 |
| Number of Gates | 30000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 48-VFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/agln030v5-zqng48i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

| IGLOO nano Device Overview | |
|---|-----|
| General Description | 1-1 |
| IGLOO nano DC and Switching Characteristics | |
| General Specifications | 2-7 |
| VersaTile Characteristics | |
| Global Resource Characteristics | |
| Clock Conditioning Circuits | |
| Embedded FlashROM Characteristics JTAG 1532 Characteristics | |
| Pin Descriptions | |
| Supply Pins | |
| User Pins | |
| Special Function Pins | |
| Packaging | |
| Related Documents | 3-5 |
| Package Pin Assignments | |
| UC36 | |
| UC81 | |
| CS81 | |
| QN68 | |
| VQ100 | |
| Datasheet Information | |
| List of Changes | 5-1 |
| Datasheet Categories | 5-8 |
| Safety Critical, Life Support, and High-Reliability Applications Policy | 5-8 |



Flash*Freeze Technology

The IGLOO nano device has an ultra-low power static mode, called Flash*Freeze mode, which retains all SRAM and register information and can still quickly return to normal operation. Flash*Freeze technology enables the user to quickly (within 1 µs) enter and exit Flash*Freeze mode by activating the Flash*Freeze pin while all power supplies are kept at their original values. I/Os, global I/Os, and clocks can still be driven and can be toggling without impact on power consumption, and the device retains all core registers, SRAM information, and I/O states. I/Os can be individually configured to either hold their previous state or be tristated during Flash*Freeze mode.

Alternatively, I/Os can be set to a specific state using weak pull-up or pull-down I/O attribute configuration. No power is consumed by the I/O banks, clocks, JTAG pins, or PLL, and the device consumes as little as $2~\mu W$ in this mode.

Flash*Freeze technology allows the user to switch to Active mode on demand, thus simplifying the power management of the device.

The Flash*Freeze pin (active low) can be routed internally to the core to allow the user's logic to decide when it is safe to transition to this mode. Refer to Figure 1-5 for an illustration of entering/exiting Flash*Freeze mode. It is also possible to use the Flash*Freeze pin as a regular I/O if Flash*Freeze mode usage is not planned.




Figure 1-5 • IGLOO nano Flash*Freeze Mode

VersaTiles

The IGLOO nano core consists of VersaTiles, which have been enhanced beyond the ProASIC entry to the IGLOO nano VersaTile supports the following:

- All 3-input logic functions—LUT-3 equivalent
- · Latch with clear or set
- · D-flip-flop with clear or set
- · Enable D-flip-flop with clear or set

Refer to Figure 1-6 for VersaTile configurations.




Figure 1-6 • VersaTile Configurations

1-6 Revision 19



User Nonvolatile FlashROM

IGLOO nano devices have 1 kbit of on-chip, user-accessible, nonvolatile FlashROM. The FlashROM can be used in diverse system applications:

- · Internet protocol addressing (wireless or fixed)
- System calibration settings
- · Device serialization and/or inventory control
- · Subscription-based business models (for example, set-top boxes)
- Secure key storage for secure communications algorithms
- Asset management/tracking
- Date stamping
- · Version management

The FlashROM is written using the standard IGLOO nano IEEE 1532 JTAG programming interface. The core can be individually programmed (erased and written), and on-chip AES decryption can be used selectively to securely load data over public networks (except in the AGLN030 and smaller devices), as in security keys stored in the FlashROM for a user design.

The FlashROM can be programmed via the JTAG programming interface, and its contents can be read back either through the JTAG programming interface or via direct FPGA core addressing. Note that the FlashROM can only be programmed from the JTAG interface and cannot be programmed from the internal logic array.

The FlashROM is programmed as 8 banks of 128 bits; however, reading is performed on a byte-by-byte basis using a synchronous interface. A 7-bit address from the FPGA core defines which of the 8 banks and which of the 16 bytes within that bank are being read. The three most significant bits (MSBs) of the FlashROM address determine the bank, and the four least significant bits (LSBs) of the FlashROM address define the byte.

The IGLOO nano development software solutions, Libero[®] System-on-Chip (SoC) and Designer, have extensive support for the FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature enables the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using Microsemi Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

SRAM and FIFO

IGLOO nano devices (except the AGLN030 and smaller devices) have embedded SRAM blocks along their north and south sides. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be sent through a 4-bit port and read as a single bitstream. The embedded SRAM blocks can be initialized via the device JTAG port (ROM emulation mode) using the UJTAG macro (except in the AGLN030 and smaller devices).

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal Empty and Full flags. The embedded FIFO control unit contains the counters necessary for generation of the read and write address pointers. The embedded SRAM/FIFO blocks can be cascaded to create larger configurations.

PLL and CCC

Higher density IGLOO nano devices using either the two I/O bank or four I/O bank architectures provide designers with very flexible clock conditioning capabilities. AGLN060, AGLN125, and AGLN250 contain six CCCs. One CCC (center west side) has a PLL. The AGLN030 and smaller devices use different CCCs in their architecture (CCC-GL). These CCC-GLs contain a global MUX but do not have any PLLs or programmable delays.

For devices using the six CCC block architecture, these are located at the four corners and the centers of the east and west sides. All six CCC blocks are usable; the four corner CCCs and the east CCC allow simple clock delay operations as well as clock spine access.



2 - IGLOO nano DC and Switching Characteristics

General Specifications

The Z feature grade does not support the enhanced nano features of Schmitt trigger input, Flash*Freeze bus hold (hold previous I/O state in Flash*Freeze mode), cold-sparing, and hot-swap I/O capability. Refer to "IGLOO nano Ordering Information" on page IV for more information.

Operating Conditions

Stresses beyond those listed in Table 2-1 may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute Maximum Ratings are stress ratings only; functional operation of the device at these or any other conditions beyond those listed under the Recommended Operating Conditions specified in Table 2-2 on page 2-2 is not implied.

Table 2-1 • Absolute Maximum Ratings

| Symbol | Parameter | Limits | Units |
|-------------------------------|------------------------------|-----------------|-------|
| VCC | DC core supply voltage | -0.3 to 1.65 | V |
| VJTAG | JTAG DC voltage | -0.3 to 3.75 | V |
| VPUMP | Programming voltage | -0.3 to 3.75 | V |
| VCCPLL | Analog power supply (PLL) | -0.3 to 1.65 | V |
| VCCI | DC I/O buffer supply voltage | -0.3 to 3.75 | V |
| VI ¹ | I/O input voltage | −0.3 V to 3.6 V | V |
| T _{STG} ² | Storage temperature | -65 to +150 | °C |
| T_J^2 | Junction temperature | +125 | °C |

Notes:

^{1.} The device should be operated within the limits specified by the datasheet. During transitions, the input signal may undershoot or overshoot according to the limits shown in Table 2-4 on page 2-3.

^{2.} For flash programming and retention maximum limits, refer to Table 2-3 on page 2-2, and for recommended operating limits, refer to Table 2-2 on page 2-2.

Table 2-4 • Overshoot and Undershoot Limits 1

| vccı | Average VCCI–GND Overshoot or Undershoot Duration as a Percentage of Clock Cycle ² | Maximum Overshoot/ Undershoot ² |
|---------------|---|---|
| 2.7 V or less | 10% | 1.4 V |
| | 5% | 1.49 V |
| 3 V | 10% | 1.1 V |
| | 5% | 1.19 V |
| 3.3 V | 10% | 0.79 V |
| | 5% | 0.88 V |
| 3.6 V | 10% | 0.45 V |
| | 5% | 0.54 V |

Notes:

- 1. Based on reliability requirements at 85°C.
- 2. The duration is allowed at one out of six clock cycles. If the overshoot/undershoot occurs at one out of two cycles, the maximum overshoot/undershoot has to be reduced by 0.15 V.

I/O Power-Up and Supply Voltage Thresholds for Power-On Reset (Commercial and Industrial)

Sophisticated power-up management circuitry is designed into every IGLOO nano device. These circuits ensure easy transition from the powered-off state to the powered-up state of the device. The many different supplies can power up in any sequence with minimized current spikes or surges. In addition, the I/O will be in a known state through the power-up sequence. The basic principle is shown in Figure 2-1 on page 2-4.

There are five regions to consider during power-up.

IGLOO nano I/Os are activated only if ALL of the following three conditions are met:

- 1. VCC and VCCI are above the minimum specified trip points (Figure 2-1 and Figure 2-2 on page 2-5).
- 2. VCCI > VCC 0.75 V (typical)
- 3. Chip is in the operating mode.

VCCI Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.2 V Ramping down (V5 devices): 0.5 V < trip_point_down < 1.1 V Ramping up (V2 devices): 0.75 V < trip_point_up < 1.05 V Ramping down (V2 devices): 0.65 V < trip_point_down < 0.95 V

VCC Trip Point:

Ramping up (V5 devices): 0.6 V < trip_point_up < 1.1 V
Ramping down (V5 devices): 0.5 V < trip_point_down < 1.0 V
Ramping up (V2 devices): 0.65 V < trip_point_up < 1.05 V
Ramping down (V2 devices): 0.55 V < trip_point_down < 0.95 V

VCC and VCCI ramp-up trip points are about 100 mV higher than ramp-down trip points. This specifically built-in hysteresis prevents undesirable power-up oscillations and current surges. Note the following:

- · During programming, I/Os become tristated and weakly pulled up to VCCI.
- JTAG supply, PLL power supplies, and charge pump VPUMP supply have no influence on I/O behavior.



Power per I/O Pin

Table 2-13 • Summary of I/O Input Buffer Power (per pin) – Default I/O Software Settings Applicable to IGLOO nano I/O Banks

| | VCCI (V) | Dynamic Power PAC9 (μW/MHz) ¹ |
|--|----------|---|
| Single-Ended | | |
| 3.3 V LVTTL / 3.3 V LVCMOS | 3.3 | 16.38 |
| 3.3 V LVTTL / 3.3 V LVCMOS – Schmitt Trigger | 3.3 | 18.89 |
| 3.3 V LVCMOS Wide Range ² | 3.3 | 16.38 |
| 3.3 V LVCMOS Wide Range – Schmitt Trigger | 3.3 | 18.89 |
| 2.5 V LVCMOS | 2.5 | 4.71 |
| 2.5 V LVCMOS – Schmitt Trigger | 2.5 | 6.13 |
| 1.8 V LVCMOS | 1.8 | 1.64 |
| 1.8 V LVCMOS – Schmitt Trigger | 1.8 | 1.79 |
| 1.5 V LVCMOS (JESD8-11) | 1.5 | 0.97 |
| 1.5 V LVCMOS (JESD8-11) – Schmitt Trigger | 1.5 | 0.96 |
| 1.2 V LVCMOS ³ | 1.2 | 0.57 |
| 1.2 V LVCMOS – Schmitt Trigger ³ | 1.2 | 0.52 |
| 1.2 V LVCMOS Wide Range ³ | 1.2 | 0.57 |
| 1.2 V LVCMOS Wide Range – Schmitt Trigger ³ | 1.2 | 0.52 |

Notes:

- 1. PAC9 is the total dynamic power measured on V_{CCI}.
- 2. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 3. Applicable to IGLOO nano V2 devices operating at VCCI ≥ VCC.

Table 2-14 • Summary of I/O Output Buffer Power (per pin) – Default I/O Software Settings¹
Applicable to IGLOO nano I/O Banks

| | C _{LOAD} (pF) | VCCI (V) | Dynamic Power PAC10 (μW/MHz) ² |
|--------------------------------------|------------------------|----------|--|
| Single-Ended | | | |
| 3.3 V LVTTL / 3.3 V LVCMOS | 5 | 3.3 | 107.98 |
| 3.3 V LVCMOS Wide Range ³ | 5 | 3.3 | 107.98 |
| 2.5 V LVCMOS | 5 | 2.5 | 61.24 |
| 1.8 V LVCMOS | 5 | 1.8 | 31.28 |
| 1.5 V LVCMOS (JESD8-11) | 5 | 1.5 | 21.50 |
| 1.2 V LVCMOS ⁴ | 5 | 1.2 | 15.22 |

Notes:

- 1. Dynamic power consumption is given for standard load and software default drive strength and output slew.
- 2. PAC10 is the total dynamic power measured on VCCI.
- 3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B specification.
- 4. Applicable for IGLOO nano V2 devices operating at VCCI ≥ VCC.

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-34 • Minimum and Maximum DC Input and Output Levels

| 3.3 V LVTTL / 3.3 V LVCMOS | V | īL | V | ΊΗ | VOL | VOH | IOL | ЮН | IOSL | IOSH | IIL ¹ | IIH ² |
|-------------------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----|----|-------------------------|-------------------------|-------------------------|-------------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μ Α ⁴ |
| 2 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 2 | 2 | 25 | 27 | 10 | 10 |
| 4 mA | -0.3 | 8.0 | 2 | 3.6 | 0.4 | 2.4 | 4 | 4 | 25 | 27 | 10 | 10 |
| 6 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 6 | 6 | 51 | 54 | 10 | 10 |
| 8 mA | -0.3 | 0.8 | 2 | 3.6 | 0.4 | 2.4 | 8 | 8 | 51 | 54 | 10 | 10 |

Notes:

- 1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-7 • AC Loading

Table 2-35 • 3.3 V LVTTL/LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

| Input LOW (V) | Input HIGH (V) | Measuring Point* (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|------------------------|
| 0 | 3.3 | 1.4 | 5 |

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

2-26 Revision 19

1.8 V LVCMOS

Low-voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general purpose 1.8 V applications. It uses a 1.8 V input buffer and a push-pull output buffer.

Table 2-51 • Minimum and Maximum DC Input and Output Levels

| 1.8 V LVCMOS | | VIL | VIH | | VOL | VOH | IOL | ЮН | IOSL | IOSH | IIL ¹ | I _I H ² |
|-------------------|-----------|-------------|-------------|-----------|-----------|-------------|-----|----|-------------------------|-------------------------|-------------------------|-------------------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μ Α ⁴ |
| 2 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | VCCI - 0.45 | 2 | 2 | 9 | 11 | 10 | 10 |
| 4 mA | -0.3 | 0.35 * VCCI | 0.65 * VCCI | 3.6 | 0.45 | VCCI - 0.45 | 4 | 4 | 17 | 22 | 10 | 10 |

Notes:

- 1. I_{IL} is the input leakage current per I/O pin over recommended operating conditions where –0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-9 • AC Loading

Table 2-52 • 1.8 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

| Input LOW (V) | Input HIGH (V) | Measuring Point* (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|------------------------|
| 0 | 1.8 | 0.9 | 5 |

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

Table 2-63 • Minimum and Maximum DC Input and Output Levels

| 1.2 V LVCMOS | | VIL | VIH | | VOL | VOH | IOL | ЮН | IOSL | IOSH | IIL ¹ | IIH ² |
|-------------------|-----------|--------------|-------------|-----------|--------------|-------------|-----|----|-------------------------|-------------------------|-------------------------|-------------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μ Α ⁴ |
| 1 mA | 0.3 | 0.25 * \/CCL | 0.65 * VCCI | 3.6 | 0.25 * \/CCI | 0.75 * VCCI | 1 | 1 | 10 | 13 | 10 | 10 |

Notes:

- 1. $I_{|L|}$ is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-11 • AC Loading

Table 2-64 • 1.2 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

| Input LOW (V) | Input HIGH (V) | Measuring Point* (V) | C _{LOAD} (pF) |
|---------------|----------------|----------------------|------------------------|
| 0 | 1.2 | 0.6 | 5 |

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-65 • 1.2 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 1 mA | STD | 1.55 | 8.30 | 0.26 | 1.56 | 2.27 | 1.10 | 7.97 | 7.54 | 2.56 | 2.55 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-66 • 1.2 V LVCMOS High Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

| Drive Strength | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|----------------|-------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 1 mA | STD | 1.55 | 3.50 | 0.26 | 1.56 | 2.27 | 1.10 | 3.37 | 3.10 | 2.55 | 2.66 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

1.2 V LVCMOS Wide Range

Table 2-67 • Minimum and Maximum DC Input and Output Levels

| 1.2 V LVCMOS Wide Range | | VIL | VIH | | VOL | VOH | IOL | ЮН | IOSL | юзн | IIL ¹ | IIH ² |
|----------------------------------|-----------|------------|------------|-----------|-----------|------------|-----|-----|-------------------------|-------------------------|-------------------------|-------------------------|
| Drive Strength | Min. V | Max. V | Min. V | Max. V | Max. V | Min. V | mA | mA | Max. mA ³ | Max. mA ³ | μ Α ⁴ | μ Α ⁴ |
| 1 mA | -0.3 | 0.3 * VCCI | 0.7 * VCCI | 3.6 | 0.1 | VCCI - 0.1 | 100 | 100 | 10 | 13 | 10 | 10 |

Notes:

- 1. I_{II} is the input leakage current per I/O pin over recommended operating conditions where –0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- Applicable to IGLOO nano V2 devices operating at VCCI ≥ VCC.
- 6. Software default selection highlighted in gray.

Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-68 • 1.2 V LVCMOS Wide Range Low Slew – Applies to 1.2 V DC Core Voltage

Commercial-Case Conditions: T_{.I} = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

| Drive | Equivalent Software Default Drive Strength Option ¹ | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|--------|---|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 100 μΑ | 1 mA | STD | 1.55 | 8.30 | 0.26 | 1.56 | 2.27 | 1.10 | 7.97 | 7.54 | 2.56 | 2.55 | ns |

Notes:

- The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-69 • 1.2 V LVCMOS Wide Range HIgh Slew – Applies to 1.2 V DC Core Voltage Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

| Drive | Equivalent Software Default Drive Strength Option ¹ | Speed Grade | t _{DOUT} | t _{DP} | t _{DIN} | t _{PY} | t _{PYS} | t _{EOUT} | t _{ZL} | t _{ZH} | t _{LZ} | t _{HZ} | Units |
|--------|---|----------------|-------------------|-----------------|------------------|-----------------|------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-------|
| 100 μΑ | 1 mA | STD | 1.55 | 3.50 | 0.26 | 1.56 | 2.27 | 1.10 | 3.37 | 3.10 | 2.55 | 2.66 | ns |

Notes:

- 1. The minimum drive strength for any LVCMOS 1.2 V software configuration when run in wide range is ±100 μA. Drive strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
- 2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
- 3. Software default selection highlighted in gray.

2-40 Revision 19

Input Register




Figure 2-14 • Input Register Timing Diagram

Timing Characteristics

1.5 V DC Core Voltage

Table 2-72 • Input Data Register Propagation Delays
Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V

| Parameter | Description | Std. | Units |
|----------------------|---|------|-------|
| t _{ICLKQ} | Clock-to-Q of the Input Data Register | 0.42 | ns |
| t _{ISUD} | Data Setup Time for the Input Data Register | 0.47 | ns |
| t _{IHD} | Data Hold Time for the Input Data Register | 0.00 | ns |
| t _{ICLR2Q} | Asynchronous Clear-to-Q of the Input Data Register | 0.79 | ns |
| t _{IPRE2Q} | Asynchronous Preset-to-Q of the Input Data Register | 0.79 | ns |
| t _{IREMCLR} | Asynchronous Clear Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECCLR} | Asynchronous Clear Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IREMPRE} | Asynchronous Preset Removal Time for the Input Data Register | 0.00 | ns |
| t _{IRECPRE} | Asynchronous Preset Recovery Time for the Input Data Register | 0.24 | ns |
| t _{IWCLR} | Asynchronous Clear Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{IWPRE} | Asynchronous Preset Minimum Pulse Width for the Input Data Register | 0.19 | ns |
| t _{ICKMPWH} | Clock Minimum Pulse Width HIGH for the Input Data Register | 0.31 | ns |
| t _{ICKMPWL} | Clock Minimum Pulse Width LOW for the Input Data Register | 0.28 | ns |

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.



Related Documents

User Guides

IGLOO nano FPGA Fabric User's Guide

Packaging Documents

The following documents provide packaging information and device selection for low power flash devices.

Product Catalog

FPGA and SoC Product Catalog

Lists devices currently recommended for new designs and the packages available for each member of the family. Use this document or the datasheet tables to determine the best package for your design, and which package drawing to use.

Package Mechanical Drawings

This document contains the package mechanical drawings for all packages currently or previously supplied by Microsemi. Use the bookmarks to navigate to the package mechanical drawings.

Additional packaging materials are on the Microsemi SoC Products Group website:

http://www.microsemi.com/soc/products/solutions/package/docs.aspx.




| | UC81 |
|------------|----------|
| | AGLN030Z |
| Pin Number | Function |
| A1 | IO00RSB0 |
| A2 | IO02RSB0 |
| A3 | IO06RSB0 |
| A4 | IO11RSB0 |
| A5 | IO16RSB0 |
| A6 | IO19RSB0 |
| A7 | IO22RSB0 |
| A8 | IO24RSB0 |
| A9 | IO26RSB0 |
| B1 | IO81RSB1 |
| B2 | IO04RSB0 |
| В3 | IO10RSB0 |
| B4 | IO13RSB0 |
| B5 | IO15RSB0 |
| В6 | IO20RSB0 |
| B7 | IO21RSB0 |
| В8 | IO28RSB0 |
| В9 | IO25RSB0 |
| C1 | IO79RSB1 |
| C2 | IO80RSB1 |
| C3 | IO08RSB0 |
| C4 | IO12RSB0 |
| C5 | IO17RSB0 |
| C6 | IO14RSB0 |
| C7 | IO18RSB0 |
| C8 | IO29RSB0 |
| C9 | IO27RSB0 |
| D1 | IO74RSB1 |
| D2 | IO76RSB1 |
| D3 | IO77RSB1 |
| D4 | VCC |
| D5 | VCCIB0 |
| D6 | GND |
| D7 | IO23RSB0 |
| D8 | IO31RSB0 |

| | UC81 |
|------------|---------------|
| | AGLN030Z |
| Pin Number | Function |
| D9 | IO30RSB0 |
| E1 | GEB0/IO71RSB1 |
| E2 | GEA0/IO72RSB1 |
| E3 | GEC0/IO73RSB1 |
| E4 | VCCIB1 |
| E5 | VCC |
| E6 | VCCIB0 |
| E7 | GDC0/IO32RSB0 |
| E8 | GDA0/IO33RSB0 |
| E9 | GDB0/IO34RSB0 |
| F1 | IO68RSB1 |
| F2 | IO67RSB1 |
| F3 | IO64RSB1 |
| F4 | GND |
| F5 | VCCIB1 |
| F6 | IO47RSB1 |
| F7 | IO36RSB0 |
| F8 | IO38RSB0 |
| F9 | IO40RSB0 |
| G1 | IO65RSB1 |
| G2 | IO66RSB1 |
| G3 | IO57RSB1 |
| G4 | IO53RSB1 |
| G5 | IO49RSB1 |
| G6 | IO45RSB1 |
| G7 | IO46RSB1 |
| G8 | VJTAG |
| G9 | TRST |
| H1 | IO62RSB1 |
| H2 | FF/IO60RSB1 |
| H3 | IO58RSB1 |
| H4 | IO54RSB1 |
| H5 | IO48RSB1 |
| H6 | IO43RSB1 |
| H7 | IO42RSB1 |

| | UC81 | | | | | | |
|------------|----------------------|--|--|--|--|--|--|
| Pin Number | AGLN030Z Function | | | | | | |
| H8 | TDI | | | | | | |
| H9 | TDO | | | | | | |
| J1 | IO63RSB1 | | | | | | |
| J2 | IO61RSB1 | | | | | | |
| J3 | IO59RSB1 | | | | | | |
| J4 | IO56RSB1 | | | | | | |
| J5 | IO52RSB1 | | | | | | |
| J6 | IO44RSB1 | | | | | | |
| J7 | TCK | | | | | | |
| J8 | TMS | | | | | | |
| J9 | VPUMP | | | | | | |

QN48



Notes:

- 1. This is the bottom view of the package.
- 2. The die attach paddle of the package is tied to ground (GND).

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.



| QN48 | | | | | | | |
|------------|-------------------|--|--|--|--|--|--|
| Pin Number | AGLN030Z Function | | | | | | |
| 1 | IO82RSB1 | | | | | | |
| 2 | | | | | | | |
| | GEC0/IO73RSB1 | | | | | | |
| 3 | GEA0/IO72RSB1 | | | | | | |
| 4 | GEB0/IO71RSB1 | | | | | | |
| 5 | GND | | | | | | |
| 6 | VCCIB1 | | | | | | |
| 7 | IO68RSB1 | | | | | | |
| 8 | IO67RSB1 | | | | | | |
| 9 | IO66RSB1 | | | | | | |
| 10 | IO65RSB1 | | | | | | |
| 11 | IO64RSB1 | | | | | | |
| 12 | IO62RSB1 | | | | | | |
| 13 | IO61RSB1 | | | | | | |
| 14 | FF/IO60RSB1 | | | | | | |
| 15 | IO57RSB1 | | | | | | |
| 16 | IO55RSB1 | | | | | | |
| 17 | IO53RSB1 | | | | | | |
| 18 | VCC | | | | | | |
| 19 | VCCIB1 | | | | | | |
| 20 | IO46RSB1 | | | | | | |
| 21 | IO42RSB1 | | | | | | |
| 22 | TCK | | | | | | |
| 23 | TDI | | | | | | |
| 24 | TMS | | | | | | |
| 25 | VPUMP | | | | | | |
| 26 | TDO | | | | | | |
| 27 | TRST | | | | | | |
| 28 | VJTAG | | | | | | |
| 29 | IO38RSB0 | | | | | | |
| 30 | GDB0/IO34RSB0 | | | | | | |
| 31 | GDA0/IO33RSB0 | | | | | | |
| 32 | GDC0/IO32RSB0 | | | | | | |
| 33 | VCCIB0 | | | | | | |
| 34 | GND | | | | | | |
| 35 | VCC | | | | | | |
| 36 | IO25RSB0 | | | | | | |
| | | | | | | | |

| QN48 | | | | | | | |
|------------|-------------------|--|--|--|--|--|--|
| Pin Number | AGLN030Z Function | | | | | | |
| 37 | IO24RSB0 | | | | | | |
| 38 | IO22RSB0 | | | | | | |
| 39 | IO20RSB0 | | | | | | |
| 40 | IO18RSB0 | | | | | | |
| 41 | IO16RSB0 | | | | | | |
| 42 | IO14RSB0 | | | | | | |
| 43 | IO10RSB0 | | | | | | |
| 44 | IO08RSB0 | | | | | | |
| 45 | IO06RSB0 | | | | | | |
| 46 | IO04RSB0 | | | | | | |
| 47 | IO02RSB0 | | | | | | |
| 48 | IO00RSB0 | | | | | | |



| | VQ100 | VQ100 | | | | | | |
|------------|------------------|------------|------------------|--|--|--|--|--|
| Pin Number | AGLN060 Function | Pin Number | AGLN060 Function | | | | | |
| 1 | GND | 36 | IO61RSB1 | | | | | |
| 2 | GAA2/IO51RSB1 | 37 | VCC | | | | | |
| 3 | IO52RSB1 | 38 | GND | | | | | |
| 4 | GAB2/IO53RSB1 | 39 | VCCIB1 | | | | | |
| 5 | IO95RSB1 | 40 | IO60RSB1 | | | | | |
| | | | | | | | | |
| 6 | GAC2/IO94RSB1 | 41 | IO59RSB1 | | | | | |
| 7 | IO93RSB1 | 42 | IO58RSB1 | | | | | |
| 8 | IO92RSB1 | 43 | IO57RSB1 | | | | | |
| 9 | GND | 44 | GDC2/IO56RSB1 | | | | | |
| 10 | GFB1/IO87RSB1 | 45* | GDB2/IO55RSB1 | | | | | |
| 11 | GFB0/IO86RSB1 | 46 | GDA2/IO54RSB1 | | | | | |
| 12 | VCOMPLF | 47 | TCK | | | | | |
| 13 | GFA0/IO85RSB1 | 48 | TDI | | | | | |
| 14 | VCCPLF | 49 | TMS | | | | | |
| 15 | GFA1/IO84RSB1 | 50 | VMV1 | | | | | |
| 16 | GFA2/IO83RSB1 | 51 | GND | | | | | |
| 17 | VCC | 52 | VPUMP | | | | | |
| 18 | VCCIB1 | 53 | NC | | | | | |
| 19 | GEC1/IO77RSB1 | 54 | TDO | | | | | |
| 20 | GEB1/IO75RSB1 | 55 | TRST | | | | | |
| 21 | GEB0/IO74RSB1 | 56 | VJTAG | | | | | |
| 22 | GEA1/IO73RSB1 | 57 | GDA1/IO49RSB0 | | | | | |
| 23 | GEA0/IO72RSB1 | 58 | GDC0/IO46RSB0 | | | | | |
| 24 | VMV1 | 59 | GDC1/IO45RSB0 | | | | | |
| 25 | GNDQ | 60 | GCC2/IO43RSB0 | | | | | |
| 26 | GEA2/IO71RSB1 | 61 | GCB2/IO42RSB0 | | | | | |
| 27 | FF/GEB2/IO70RSB1 | 62 | GCA0/IO40RSB0 | | | | | |
| 28 | GEC2/IO69RSB1 | 63 | GCA1/IO39RSB0 | | | | | |
| 29 | IO68RSB1 | 64 | GCC0/IO36RSB0 | | | | | |
| 30 | IO67RSB1 | 65 | GCC1/IO35RSB0 | | | | | |
| 31 | IO66RSB1 | 66 | VCCIB0 | | | | | |
| 32 | IO65RSB1 | 67 | GND | | | | | |
| 33 | IO64RSB1 | 68 | VCC | | | | | |
| 34 | IO63RSB1 | 69 | IO31RSB0 | | | | | |
| 35 | IO62RSB1 | 70 | GBC2/IO29RSB0 | | | | | |
| | | L | | | | | | |

| VQ100 | |
|------------|------------------|
| Pin Number | AGLN060 Function |
| 71 | GBB2/IO27RSB0 |
| 72 | IO26RSB0 |
| 73 | GBA2/IO25RSB0 |
| 74 | VMV0 |
| 75 | GNDQ |
| 76 | GBA1/IO24RSB0 |
| 77 | GBA0/IO23RSB0 |
| 78 | GBB1/IO22RSB0 |
| 79 | GBB0/IO21RSB0 |
| 80 | GBC1/IO20RSB0 |
| 81 | GBC0/IO19RSB0 |
| 82 | IO18RSB0 |
| 83 | IO17RSB0 |
| 84 | IO15RSB0 |
| 85 | IO13RSB0 |
| 86 | IO11RSB0 |
| 87 | VCCIB0 |
| 88 | GND |
| 89 | VCC |
| 90 | IO10RSB0 |
| 91 | IO09RSB0 |
| 92 | IO08RSB0 |
| 93 | GAC1/IO07RSB0 |
| 94 | GAC0/IO06RSB0 |
| 95 | GAB1/IO05RSB0 |
| 96 | GAB0/IO04RSB0 |
| 97 | GAA1/IO03RSB0 |
| 98 | GAA0/IO02RSB0 |
| 99 | IO01RSB0 |
| 100 | IO00RSB0 |

Note: *The bus hold attribute (hold previous I/O state in Flash*Freeze mode) is not supported for pin 45 in AGLN060-VQ100.

4-24 Revision 19



| | VQ100 |
|------------|-------------------|
| Pin Number | AGLN125 Function |
| 1 | GND |
| 2 | GAA2/IO67RSB1 |
| 3 | IO68RSB1 |
| 4 | GAB2/IO69RSB1 |
| 5 | IO132RSB1 |
| 6 | GAC2/IO131RSB1 |
| 7 | IO130RSB1 |
| 8 | IO129RSB1 |
| 9 | GND |
| 10 | GFB1/IO124RSB1 |
| 11 | GFB0/IO123RSB1 |
| 12 | VCOMPLF |
| 13 | GFA0/IO122RSB1 |
| 14 | VCCPLF |
| 15 | GFA1/IO121RSB1 |
| 16 | GFA2/IO120RSB1 |
| 17 | VCC |
| 18 | VCCIB1 |
| 19 | GEC0/IO111RSB1 |
| 20 | GEB1/IO110RSB1 |
| 21 | GEB0/IO109RSB1 |
| 22 | GEA1/IO108RSB1 |
| 23 | GEA0/IO107RSB1 |
| 24 | VMV1 |
| 25 | GNDQ |
| 26 | GEA2/IO106RSB1 |
| 27 | FF/GEB2/IO105RSB1 |
| 28 | GEC2/IO104RSB1 |
| 29 | IO102RSB1 |
| 30 | IO100RSB1 |
| 31 | IO99RSB1 |
| 32 | IO97RSB1 |
| 33 | IO96RSB1 |
| 34 | IO95RSB1 |
| 35 | IO94RSB1 |
| 36 | IO93RSB1 |

| | VQ100 |
|------------|------------------|
| Pin Number | AGLN125 Function |
| 37 | VCC |
| 38 | GND |
| 39 | VCCIB1 |
| 40 | IO87RSB1 |
| 41 | IO84RSB1 |
| 42 | IO81RSB1 |
| 43 | IO75RSB1 |
| 44 | GDC2/IO72RSB1 |
| 45 | GDB2/IO71RSB1 |
| 46 | GDA2/IO70RSB1 |
| 47 | TCK |
| 48 | TDI |
| 49 | TMS |
| 50 | VMV1 |
| 51 | GND |
| 52 | VPUMP |
| 53 | NC |
| 54 | TDO |
| 55 | TRST |
| 56 | VJTAG |
| 57 | GDA1/IO65RSB0 |
| 58 | GDC0/IO62RSB0 |
| 59 | GDC1/IO61RSB0 |
| 60 | GCC2/IO59RSB0 |
| 61 | GCB2/IO58RSB0 |
| 62 | GCA0/IO56RSB0 |
| 63 | GCA1/IO55RSB0 |
| 64 | GCC0/IO52RSB0 |
| 65 | GCC1/IO51RSB0 |
| 66 | VCCIB0 |
| 67 | GND |
| 68 | VCC |
| 69 | IO47RSB0 |
| 70 | GBC2/IO45RSB0 |
| 71 | GBB2/IO43RSB0 |
| 72 | IO42RSB0 |
| | |

| | VQ100 | |
|------------|------------------|--|
| Pin Number | AGLN125 Function | |
| 73 | GBA2/IO41RSB0 | |
| 74 | VMV0 | |
| 75 | GNDQ | |
| 76 | GBA1/IO40RSB0 | |
| 77 | GBA0/IO39RSB0 | |
| 78 | GBB1/IO38RSB0 | |
| 79 | GBB0/IO37RSB0 | |
| 80 | GBC1/IO36RSB0 | |
| 81 | GBC0/IO35RSB0 | |
| 82 | IO32RSB0 | |
| 83 | IO28RSB0 | |
| 84 | IO25RSB0 | |
| 85 | IO22RSB0 | |
| 86 | IO19RSB0 | |
| 87 | VCCIB0 | |
| 88 | GND | |
| 89 | VCC | |
| 90 | IO15RSB0 | |
| 91 | IO13RSB0 | |
| 92 | IO11RSB0 | |
| 93 | IO09RSB0 | |
| 94 | IO07RSB0 | |
| 95 | GAC1/IO05RSB0 | |
| 96 | GAC0/IO04RSB0 | |
| 97 | GAB1/IO03RSB0 | |
| 98 | GAB0/IO02RSB0 | |
| 99 | GAA1/IO01RSB0 | |
| 100 | GAA0/IO00RSB0 | |

4-26 Revision 19



| VQ100 | |
|---------------|-------------------|
| Pin Number | AGLN125Z Function |
| 1 | GND |
| 2 | GAA2/IO67RSB1 |
| 3 | IO68RSB1 |
| 4 | GAB2/IO69RSB1 |
| 5 | IO132RSB1 |
| 6 | GAC2/IO131RSB1 |
| 7 | IO130RSB1 |
| 8 | IO129RSB1 |
| 9 | GND |
| 10 | GFB1/IO124RSB1 |
| 11 | GFB0/IO123RSB1 |
| 12 | VCOMPLF |
| 13 | GFA0/IO122RSB1 |
| 14 | VCCPLF |
| 15 | GFA1/IO121RSB1 |
| 16 | GFA2/IO120RSB1 |
| 17 | VCC |
| 18 | VCCIB1 |
| 19 | GEC0/IO111RSB1 |
| 20 | GEB1/IO110RSB1 |
| 21 | GEB0/IO109RSB1 |
| 22 | GEA1/IO108RSB1 |
| 23 | GEA0/IO107RSB1 |
| 24 | VMV1 |
| 25 | GNDQ |
| 26 | GEA2/IO106RSB1 |
| 27 | FF/GEB2/IO105RSB1 |
| 28 | GEC2/IO104RSB1 |
| 29 | IO102RSB1 |
| 30 | IO100RSB1 |
| 31 | IO99RSB1 |
| 32 | IO97RSB1 |
| 33 | IO96RSB1 |
| 34 | IO95RSB1 |
| 35 | IO94RSB1 |

| | VQ100 |
|---------------|-------------------|
| Pin Number | AGLN125Z Function |
| 36 | IO93RSB1 |
| 37 | VCC |
| 38 | GND |
| 39 | VCCIB1 |
| 40 | IO87RSB1 |
| 41 | IO84RSB1 |
| 42 | IO81RSB1 |
| 43 | IO75RSB1 |
| 44 | GDC2/IO72RSB1 |
| 45 | GDB2/IO71RSB1 |
| 46 | GDA2/IO70RSB1 |
| 47 | TCK |
| 48 | TDI |
| 49 | TMS |
| 50 | VMV1 |
| 51 | GND |
| 52 | VPUMP |
| 53 | NC |
| 54 | TDO |
| 55 | TRST |
| 56 | VJTAG |
| 57 | GDA1/IO65RSB0 |
| 58 | GDC0/IO62RSB0 |
| 59 | GDC1/IO61RSB0 |
| 60 | GCC2/IO59RSB0 |
| 61 | GCB2/IO58RSB0 |
| 62 | GCA0/IO56RSB0 |
| 63 | GCA1/IO55RSB0 |
| 64 | GCC0/IO52RSB0 |
| 65 | GCC1/IO51RSB0 |
| 66 | VCCIB0 |
| 67 | GND |
| 68 | VCC |
| 69 | IO47RSB0 |
| 70 | GBC2/IO45RSB0 |

| | VQ100 |
|---------------|-------------------|
| Pin Number | AGLN125Z Function |
| 71 | GBB2/IO43RSB0 |
| 72 | IO42RSB0 |
| 73 | GBA2/IO41RSB0 |
| 74 | VMV0 |
| 75 | GNDQ |
| 76 | GBA1/IO40RSB0 |
| 77 | GBA0/IO39RSB0 |
| 78 | GBB1/IO38RSB0 |
| 79 | GBB0/IO37RSB0 |
| 80 | GBC1/IO36RSB0 |
| 81 | GBC0/IO35RSB0 |
| 82 | IO32RSB0 |
| 83 | IO28RSB0 |
| 84 | IO25RSB0 |
| 85 | IO22RSB0 |
| 86 | IO19RSB0 |
| 87 | VCCIB0 |
| 88 | GND |
| 89 | VCC |
| 90 | IO15RSB0 |
| 91 | IO13RSB0 |
| 92 | IO11RSB0 |
| 93 | IO09RSB0 |
| 94 | IO07RSB0 |
| 95 | GAC1/IO05RSB0 |
| 96 | GAC0/IO04RSB0 |
| 97 | GAB1/IO03RSB0 |
| 98 | GAB0/IO02RSB0 |
| 99 | GAA1/IO01RSB0 |
| 100 | GAA0/IO00RSB0 |



5 - Datasheet Information

List of Changes

The following table lists critical changes that were made in each version of the IGLOO nano datasheet.

| Revision | Changes | Page |
|---------------------------------|---|-----------------------|
| Revision 19 (October 2015) | Modified the note to include device/package obsoletion information in "Features and Benefits" section (SAR 69724). | 1-I |
| | Added a note under Security Feature "Y" in "IGLOO nano Ordering Information" section (SAR 70553). | 1-IV |
| | Modified AGLN250 pin assignment table to match with I/O Attribute Editor tool from Libero in "CS81" Package (SAR 59049). | 4-6 |
| | Modified the nominal area to 25 for CS81 Package in Table 1 (SAR 71127). | 1-II |
| | Modified the title of AGLN125Z pin assignment table for "CS81" Package (SAR 71127). | 4-6 |
| Revision 18 (November 2013) | Modified the "Device Marking" section and updated Figure 1 • Example of Device Marking for Small Form Factor Packages to reflect updates suggested per CN1004 published on 5/10/2010 (SAR 52036). | V |
| Revision 17 (May 2013) | Deleted details related to Ambient temperature from "Enhanced Commercial Temperature Range", "IGLOO nano Ordering Information", "Temperature Grade Offerings", and Table 2-2 • Recommended Operating Conditions ¹ to remove ambiguities arising due to the same, and modified Note 2 (SAR 47063). | I, IV, VI, and 2-2 |
| (December 2012) | The "IGLOO nano Ordering Information" section has been updated to mention "Y" as "Blank" mentioning "Device Does Not Include License to Implement IP Based on the Cryptography Research, Inc. (CRI) Patent Portfolio" (SAR 43174). | IV |
| | The note in Table 2-100 • IGLOO nano CCC/PLL Specification and Table 2-101 • IGLOO nano CCC/PLL Specification referring the reader to SmartGen was revised to refer instead to the online help associated with the core (SAR 42565). | 2-70, 2-71 |
| | Live at Power-Up (LAPU) has been replaced with 'Instant On'. | NA |
| Revision 15 (September 2012) | The status of the AGLN125 device has been modified from 'Advance' to 'Production' in the "IGLOO nano Device Status" section (SAR 41416). | III |
| | Libero Integrated Design Environment (IDE) was changed to Libero System-on-Chip (SoC) throughout the document (SAR 40274). | NA |
| Revision 14 (September 2012) | The "Security" section was modified to clarify that Microsemi does not support read-back of programmed data. | 1-2 |
| Revision 13 (June 2012) | Figure Figure 2-34 • FIFO Read and Figure 2-35 • FIFO Write have been added (SAR 34842). | 2-82 |
| | The following sentence was removed from the "VMVx I/O Supply Voltage (quiet)" section in the "Pin Descriptions" section: "Within the package, the VMV plane is decoupled from the simultaneous switching noise originating from the output buffer VCCI domain" and replaced with "Within the package, the VMV plane biases the input stage of the I/Os in the I/O banks" (SAR 38319). The datasheet mentions that "VMV pins must be connected to the corresponding VCCI pins" for an ESD enhancement. | 3-1 |



| Revision | Changes | Page |
|------------------------------|---|-------------------------|
| Revision 10 (continued) | The following tables were updated with current available information. The equivalent software default drive strength option was added. | through |
| | Table 2-21 • Summary of Maximum and Minimum DC Input and Output Levels | 2-40 |
| | Table 2-25 • Summary of I/O Timing Characteristics—Software Default Settings | |
| | Table 2-26 • Summary of I/O Timing Characteristics—Software Default Settings | |
| | Table 2-28 • I/O Output Buffer Maximum Resistances ¹ | |
| | Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances | |
| | Table 2-30 • I/O Short Currents IOSH/IOSL | |
| | Timing tables in the "Single-Ended I/O Characteristics" section, including new tables for 3.3 V and 1.2 V LVCMOS wide range. | |
| | Table 2-40 • Minimum and Maximum DC Input and Output Levels for LVCMOS 3.3 V Wide Range | |
| | Table 2-63 • Minimum and Maximum DC Input and Output Levels | |
| | Table 2-67 • Minimum and Maximum DC Input and Output Levels (new) | |
| | The formulas in the notes to Table 2-29 • I/O Weak Pull-Up/Pull-Down Resistances were revised (SAR 21348). | 2-24 |
| The use The Spe sup Tab info | The text introducing Table 2-31 • Duration of Short Circuit Event before Failure was revised to state six months at 100° instead of three months at 110° for reliability concerns. The row for 110° was removed from the table. | 2-25 |
| | The following sentence was deleted from the "2.5 V LVCMOS" section (SAR 24916): "It uses a 5-V tolerant input buffer and push-pull output buffer." | 2-32 |
| | The $F_{DDRIMAX}$ and F_{DDOMAX} values were added to tables in the "DDR Module Specifications" section (SAR 23919). A note was added stating that DDR is not supported for AGLN010, AGLN015, and AGLN020. | |
| | Tables in the "Global Tree Timing Characteristics" section were updated with new information available. | 2-64 |
| | Table 2-100 • IGLOO nano CCC/PLL Specification and Table 2-101 • IGLOO nano CCC/PLL Specification were revised (SAR 79390). | 2-70, 2-71 |
| | Tables in the SRAM "Timing Characteristics" section and FIFO "Timing Characteristics" section were updated with new information available. | 2-77, 2-85 |
| | Table 3-3 • TRST and TCK Pull-Down Recommendations is new. | 3-4 |
| | A note was added to the "CS81" pin tables for AGLN060, AGLN060Z, AGLN125, AGLN125Z, AGLN250, and AGLN250Z indicating that pins F1 and F2 must be grounded (SAR 25007). | 4-9, through 4-14 |
| | A note was added to the "CS81" and "VQ100" pin tables for AGLN060 and AGLN060Z stating that bus hold is not available for pin H7 or pin 45 (SAR 24079). | 4-9, 4-24 |
| | The AGLN250 function for pin C8 in the "CS81" table was revised (SAR 22134). | 4-13 |

5-4 Revision 19