



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	3072
Total RAM Bits	36864
Number of I/O	60
Number of Gates	125000
Voltage - Supply	1.14V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	81-WFBGA, CSBGA
Supplier Device Package	81-CSP (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/agln125v2-zcsg81i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Note: *Bank 0 for the AGLN030 device

Figure 1-1 • IGLOO Device Architecture Overview with Two I/O Banks and No RAM (AGLN010 and AGLN030)




Figure 1-2 • IGLOO Device Architecture Overview with Three I/O Banks and No RAM (AGLN015 and AGLN020)

1-4 Revision 19



6. Click **OK** to return to the FlashPoint – Programming File Generator window.

Note: I/O States During programming are saved to the ADB and resulting programming files after completing programming file generation.

1-10 Revision 19

PLL Behavior at Brownout Condition

Microsemi recommends using monotonic power supplies or voltage regulators to ensure proper powerup behavior. Power ramp-up should be monotonic at least until VCC and VCCPLX exceed brownout activation levels (see Figure 2-1 and Figure 2-2 on page 2-5 for more details).

When PLL power supply voltage and/or VCC levels drop below the VCC brownout levels (0.75 V \pm 0.25 V for V5 devices, and 0.75 V \pm 0.2 V for V2 devices), the PLL output lock signal goes LOW and/or the output clock is lost. Refer to the "Brownout Voltage" section in the "Power-Up/-Down Behavior of Low Power Flash Devices" chapter of the *IGLOO nano FPGA Fabric User's Guide* for information on clock and lock recovery.

Internal Power-Up Activation Sequence

- Core
- 2. Input buffers
- 3. Output buffers, after 200 ns delay from input buffer activation

To make sure the transition from input buffers to output buffers is clean, ensure that there is no path longer than 100 ns from input buffer to output buffer in your design.




Figure 2-1 • V5 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

2-4 Revision 19




Figure 2-2 • V2 Devices – I/O State as a Function of VCCI and VCC Voltage Levels

Revision 19 2-5

Single-Ended I/O Characteristics

3.3 V LVTTL / 3.3 V LVCMOS

Low-Voltage Transistor–Transistor Logic (LVTTL) is a general purpose standard (EIA/JESD) for 3.3 V applications. It uses an LVTTL input buffer and push-pull output buffer.

Table 2-34 • Minimum and Maximum DC Input and Output Levels

3.3 V LVTTL / 3.3 V LVCMOS	VIL		VIL VIH		VOL	VOH	IOL	ЮН	IOSL	юзн	IIL 1	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
2 mA	-0.3	0.8	2	3.6	0.4	2.4	2	2	25	27	10	10
4 mA	-0.3	8.0	2	3.6	0.4	2.4	4	4	25	27	10	10
6 mA	-0.3	8.0	2	3.6	0.4	2.4	6	6	51	54	10	10
8 mA	-0.3	0.8	2	3.6	0.4	2.4	8	8	51	54	10	10

Notes:

- 1. $I_{|L|}$ is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-7 • AC Loading

Table 2-35 • 3.3 V LVTTL/LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input LOW (V)	Input HIGH (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	3.3	1.4	5

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

2-26 Revision 19

1.2 V LVCMOS (JESD8-12A)

Low-Voltage CMOS for 1.2 V complies with the LVCMOS standard JESD8-12A for general purpose 1.2 V applications. It uses a 1.2 V input buffer and a push-pull output buffer.

Table 2-63 • Minimum and Maximum DC Input and Output Levels

1.2 V LVCMOS		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL ¹	IIH ²
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA ³	Max. mA ³	μ Α ⁴	μ Α ⁴
1 mA	-0.3	0.35 * VCCI	0.65 * VCCI	3.6	0.25 * VCCI	0.75 * VCCI	1	1	10	13	10	10

Notes:

- 1. $I_{|L|}$ is the input leakage current per I/O pin over recommended operating conditions where -0.3 < VIN < VIL.
- 2. I_{IH} is the input leakage current per I/O pin over recommended operating conditions where VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.
- 5. Software default selection highlighted in gray.




Figure 2-11 • AC Loading

Table 2-64 • 1.2 V LVCMOS AC Waveforms, Measuring Points, and Capacitive Loads

Input LOW (V)	Input HIGH (V)	Measuring Point* (V)	C _{LOAD} (pF)
0	1.2	0.6	5

Note: *Measuring point = Vtrip. See Table 2-23 on page 2-20 for a complete table of trip points.

Timing Characteristics

Applies to 1.2 V DC Core Voltage

Table 2-65 • 1.2 V LVCMOS Low Slew

Commercial-Case Conditions: T_J = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
1 mA	STD	1.55	8.30	0.26	1.56	2.27	1.10	7.97	7.54	2.56	2.55	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-66 • 1.2 V LVCMOS High Slew

Commercial-Case Conditions: $T_J = 70$ °C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.14 V

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
1 mA	STD	1.55	3.50	0.26	1.56	2.27	1.10	3.37	3.10	2.55	2.66	ns

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Revision 19 2-39



Table 2-70 • Parameter Definition and Measuring Nodes

Parameter Name	Parameter Definition	Measuring Nodes (from, to)*
t _{OCLKQ}	Clock-to-Q of the Output Data Register	H, DOUT
tosup	Data Setup Time for the Output Data Register	F, H
t _{OHD}	Data Hold Time for the Output Data Register	F, H
t _{OPRE2Q}	Asynchronous Preset-to-Q of the Output Data Register	L, DOUT
t _{OREMPRE}	Asynchronous Preset Removal Time for the Output Data Register	L, H
torecpre	Asynchronous Preset Recovery Time for the Output Data Register	L, H
t _{OECLKQ}	Clock-to-Q of the Output Enable Register	H, EOUT
t _{OESUD}	Data Setup Time for the Output Enable Register	J, H
t _{OEHD}	Data Hold Time for the Output Enable Register	J, H
t _{OEPRE2Q}	Asynchronous Preset-to-Q of the Output Enable Register	I, EOUT
t _{OEREMPRE}	Asynchronous Preset Removal Time for the Output Enable Register	I, H
t _{OERECPRE}	Asynchronous Preset Recovery Time for the Output Enable Register	I, H
t _{ICLKQ}	Clock-to-Q of the Input Data Register	A, E
t _{ISUD}	Data Setup Time for the Input Data Register	C, A
t _{IHD}	Data Hold Time for the Input Data Register	C, A
t _{IPRE2Q}	Asynchronous Preset-to-Q of the Input Data Register	D, E
t _{IREMPRE}	Asynchronous Preset Removal Time for the Input Data Register	D, A
t _{IRECPRE}	Asynchronous Preset Recovery Time for the Input Data Register	D, A

Note: *See Figure 2-12 on page 2-41 for more information.

2-42 Revision 19

IGLOO nano Low Power Flash FPGAs

Fully Registered I/O Buffers with Asynchronous Clear




Figure 2-13 • Timing Model of the Registered I/O Buffers with Asynchronous Clear

Revision 19 2-43



1.2 V DC Core Voltage

Table 2-83 • Output DDR Propagation Delays Commercial-Case Conditions: $T_J = 70^{\circ}\text{C}$, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{DDROCLKQ}	Clock-to-Out of DDR for Output DDR	1.60	ns
t _{DDROSUD1}	Data_F Data Setup for Output DDR	1.09	ns
t _{DDROSUD2}	Data_R Data Setup for Output DDR	1.16	ns
t _{DDROHD1}	Data_F Data Hold for Output DDR	0.00	ns
t _{DDROHD2}	Data_R Data Hold for Output DDR	0.00	ns
t _{DDROCLR2Q}	Asynchronous Clear-to-Out for Output DDR	1.99	ns
t _{DDROREMCLR}	Asynchronous Clear Removal Time for Output DDR	0.00	ns
t _{DDRORECCLR}	Asynchronous Clear Recovery Time for Output DDR	0.24	ns
t _{DDROWCLR1}	Asynchronous Clear Minimum Pulse Width for Output DDR	0.19	ns
t _{DDROCKMPWH}	Clock Minimum Pulse Width HIGH for the Output DDR	0.31	ns
t _{DDROCKMPWL}	Clock Minimum Pulse Width LOW for the Output DDR	0.28	ns
F _{DDOMAX}	Maximum Frequency for the Output DDR	160.00	MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

2-56 Revision 19



Table 2-92 • AGLN125 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.36	1.71	ns
t _{RCKH}	Input High Delay for Global Clock	1.39	1.82	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

Table 2-93 • AGLN250 Global Resource Commercial-Case Conditions: T_{.I} = 70°C, VCC = 1.425 V

		S	td.	
Parameter	Description	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.39	1.73	ns
t _{RCKH}	Input High Delay for Global Clock	1.41	1.84	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock		0.43	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

2-66 Revision 19



1.2 V DC Core Voltage

Table 2-94 • AGLN010 Global Resource

Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

			S	td.	
Parameter	Description	•	Min. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock		1.71	2.09	ns
t _{RCKH}	Input High Delay for Global Clock		1.78	2.31	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock		1.40		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock		1.65		ns
t _{RCKSW}	Maximum Skew for Global Clock			0.53	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Table 2-95 • AGLN015 Global Resource Commercial-Case Conditions: T_J = 70°C, VCC = 1.14 V

			Std.		
Parameter	Description	Mir	1. ¹	Max. ²	Units
t _{RCKL}	Input Low Delay for Global Clock	1.8	31	2.26	ns
t _{RCKH}	Input High Delay for Global Clock	1.9	90	2.51	ns
t _{RCKMPWH}	Minimum Pulse Width High for Global Clock	1.4	10		ns
t _{RCKMPWL}	Minimum Pulse Width Low for Global Clock	1.6	35		ns
t _{RCKSW}	Maximum Skew for Global Clock			0.61	ns

Notes:

- 1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element, located in a lightly loaded row (single element is connected to the global net).
- 2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully loaded row (all available flip-flops are connected to the global net in the row).
- 3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.

Revision 19 2-67



Table 2-105 • RAM512X18

Commercial-Case Conditions: $T_J = 70^{\circ}C$, Worst-Case VCC = 1.14 V

Parameter	Description	Std.	Units
t _{AS}	Address setup time	1.28	ns
t _{AH}	Address hold time	0.25	ns
t _{ENS}	REN, WEN setup time	1.13	ns
t _{ENH}	REN, WEN hold time	0.13	ns
t _{DS}	Input data (WD) setup time	1.10	ns
t _{DH}	Input data (WD) hold time	0.55	ns
t _{CKQ1}	Clock High to new data valid on RD (output retained)	6.56	ns
t _{CKQ2}	Clock High to new data valid on RD (pipelined)	2.67	ns
t _{C2CRWH} 1	Address collision clk-to-clk delay for reliable read access after write on same address; applicable to opening edge	0.87	ns
t _{C2CWRH} 1	Address collision clk-to-clk delay for reliable write access after read on same address; applicable to opening edge	1.04	ns
t _{RSTBQ}	RESET LOW to data out LOW on RD (flow through)	3.21	ns
	RESET LOW to data out LOW on RD (pipelined)	3.21	ns
t _{REMRSTB}	RESET removal	0.93	ns
t _{RECRSTB}	RESET recovery	4.94	ns
t _{MPWRSTB}	RESET minimum pulse width	1.18	ns
t _{CYC}	Clock cycle time	10.90	ns
F _{MAX}	Maximum frequency	92	MHz

Notes:

2-80 Revision 19

^{1.} For more information, refer to the application note AC374: Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-Based FPGAs and SoC FPGAs App Note.

^{2.} For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-7 for derating values.



Pin Descriptions

interface is neither used nor planned for use, the VJTAG pin together with the TRST pin could be tied to GND. It should be noted that VCC is required to be powered for JTAG operation; VJTAG alone is insufficient. If a device is in a JTAG chain of interconnected boards, the board containing the device can be powered down, provided both VJTAG and VCC to the part remain powered; otherwise, JTAG signals will not be able to transition the device, even in bypass mode.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

VPUMP Programming Supply Voltage

IGLOO nano devices support single-voltage ISP of the configuration flash and FlashROM. For programming, VPUMP should be 3.3 V nominal. During normal device operation, VPUMP can be left floating or can be tied (pulled up) to any voltage between 0 V and the VPUMP maximum. Programming power supply voltage (VPUMP) range is listed in the datasheet.

When the VPUMP pin is tied to ground, it will shut off the charge pump circuitry, resulting in no sources of oscillation from the charge pump circuitry.

For proper programming, $0.01~\mu F$ and $0.33~\mu F$ capacitors (both rated at 16 V) are to be connected in parallel across VPUMP and GND, and positioned as close to the FPGA pins as possible.

Microsemi recommends that VPUMP and VJTAG power supplies be kept separate with independent filtering capacitors rather than supplying them from a common rail.

User Pins

I/O User Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Input and output signal levels are compatible with the I/O standard selected.

During programming, I/Os become tristated and weakly pulled up to VCCI. With VCCI, VMV, and VCC supplies continuously powered up, when the device transitions from programming to operating mode, the I/Os are instantly configured to the desired user configuration.

Unused I/Os are configured as follows:

- Output buffer is disabled (with tristate value of high impedance)
- Input buffer is disabled (with tristate value of high impedance)
- Weak pull-up is programmed

GL Globals

GL I/Os have access to certain clock conditioning circuitry (and the PLL) and/or have direct access to the global network (spines). Additionally, the global I/Os can be used as regular I/Os, since they have identical capabilities. Unused GL pins are configured as inputs with pull-up resistors.

See more detailed descriptions of global I/O connectivity in the "Clock Conditioning Circuits in IGLOO and ProASIC3 Devices" chapter in the IGLOO nano FPGA Fabric User's Guide. All inputs labeled GC/GF are direct inputs into the quadrant clocks. For example, if GAA0 is used for an input, GAA1 and GAA2 are no longer available for input to the quadrant globals. All inputs labeled GC/GF are direct inputs into the chip-level globals, and the rest are connected to the quadrant globals. The inputs to the global network are multiplexed, and only one input can be used as a global input.

Refer to the "I/O Structures in nano Devices" chapter of the IGLOO nano FPGA Fabric User's Guide for an explanation of the naming of global pins.

FF Flash*Freeze Mode Activation Pin

Flash*Freeze is available on IGLOO nano devices. The FF pin is a dedicated input pin used to enter and exit Flash*Freeze mode. The FF pin is active low, has the same characteristics as a single-ended I/O, and must meet the maximum rise and fall times. When Flash*Freeze mode is not used in the design, the FF pin is available as a regular I/O.

When Flash*Freeze mode is used, the FF pin must not be left floating to avoid accidentally entering Flash*Freeze mode. While in Flash*Freeze mode, the Flash*Freeze pin should be constantly asserted.

The Flash*Freeze pin can be used with any single-ended I/O standard supported by the I/O bank in which the pin is located, and input signal levels compatible with the I/O standard selected. The FF pin

3-2 Revision 19



Pin Descriptions

Table 3-3 • TRST and TCK Pull-Down Recommendations

VJTAG	Tie-Off Resistance*
VJTAG at 3.3 V	200 Ω to 1 kΩ
VJTAG at 2.5 V	200 Ω to 1 kΩ
VJTAG at 1.8 V	500 Ω to 1 kΩ
VJTAG at 1.5 V	500 Ω to 1 kΩ

Note: Equivalent parallel resistance if more than one device is on the JTAG chain

TDI Test Data Input

Serial input for JTAG boundary scan, ISP, and UJTAG usage. There is an internal weak pull-up resistor on the TDI pin.

TDO Test Data Output

Serial output for JTAG boundary scan, ISP, and UJTAG usage.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1532 boundary scan pins (TCK, TDI, TDO, TRST). There is an internal weak pull-up resistor on the TMS pin.

TRST Boundary Scan Reset Pin

The TRST pin functions as an active-low input to asynchronously initialize (or reset) the boundary scan circuitry. There is an internal weak pull-up resistor on the TRST pin. If JTAG is not used, an external pull-down resistor could be included to ensure the test access port (TAP) is held in reset mode. The resistor values must be chosen from Table 3-2 and must satisfy the parallel resistance value requirement. The values in Table 3-2 correspond to the resistor recommended when a single device is used, and the equivalent parallel resistor when multiple devices are connected via a JTAG chain.

In critical applications, an upset in the JTAG circuit could allow entrance to an undesired JTAG state. In such cases, Microsemi recommends tying off TRST to GND through a resistor placed close to the FPGA pin.

Note that to operate at all VJTAG voltages, 500 Ω to 1 k Ω will satisfy the requirements.

Special Function Pins

NC No Connect

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

DC Do Not Connect

This pin should not be connected to any signals on the PCB. These pins should be left unconnected.

Packaging

Semiconductor technology is constantly shrinking in size while growing in capability and functional integration. To enable next-generation silicon technologies, semiconductor packages have also evolved to provide improved performance and flexibility.

Microsemi consistently delivers packages that provide the necessary mechanical and environmental protection to ensure consistent reliability and performance. Microsemi IC packaging technology efficiently supports high-density FPGAs with large-pin-count Ball Grid Arrays (BGAs), but is also flexible enough to accommodate stringent form factor requirements for Chip Scale Packaging (CSP). In addition, Microsemi offers a variety of packages designed to meet your most demanding application and economic requirements for today's embedded and mobile systems.

3-4 Revision 19



IGLOO nano Low Power Flash FPGAs

	CS81
Pin Number	AGLN060 Function
A1	GAA0/IO02RSB0
A2	GAA1/IO03RSB0
A3	GAC0/IO06RSB0
A4	IO09RSB0
A5	IO13RSB0
A6	IO18RSB0
A7	GBB0/IO21RSB0
A8	GBA1/IO24RSB0
A9	GBA2/IO25RSB0
B1	GAA2/IO95RSB1
B2	GAB0/IO04RSB0
В3	GAC1/IO07RSB0
B4	IO08RSB0
B5	IO15RSB0
B6	GBC0/IO19RSB0
B7	GBB1/IO22RSB0
B8	IO26RSB0
В9	GBB2/IO27RSB0
C1	GAB2/IO93RSB1
C2	IO94RSB1
C3	GND
C4	IO10RSB0
C5	IO17RSB0
C6	GND
C7	GBA0/IO23RSB0
C8	GBC2/IO29RSB0
C9	IO31RSB0
D1	GAC2/IO91RSB1
D2	IO92RSB1
D3	GFA2/IO80RSB1
D4	VCC
D5	VCCIB0
D6	GND
D7	GCC2/IO43RSB0

	CS81
Pin Number	AGLN060 Function
D8	GCC1/IO35RSB0
D9	GCC0/IO36RSB0
E1	GFB0/IO83RSB1
E2	GFB1/IO84RSB1
E3	GFA1/IO81RSB1
E4	VCCIB1
E5	VCC
E6	VCCIB0
E7	GCA1/IO39RSB0
E8	GCA0/IO40RSB0
E9	GCB2/IO42RSB0
F1 ¹	VCCPLF
F2 ¹	VCOMPLF
F3	GND
F4	GND
F5	VCCIB1
F6	GND
F7	GDA1/IO49RSB0
F8	GDC1/IO45RSB0
F9	GDC0/IO46RSB0
G1	GEA0/IO69RSB1
G2	GEC1/IO74RSB1
G3	GEB1/IO72RSB1
G4	IO63RSB1
G5	IO60RSB1
G6	IO54RSB1
G7	GDB2/IO52RSB1
G8	VJTAG
G9	TRST
H1	GEA1/IO70RSB1
H2	FF/GEB2/IO67RSB1
Н3	IO65RSB1
H4	IO62RSB1
H5	IO59RSB1


CS81			
Pin Number	AGLN060 Function		
H6	IO56RSB1		
H7 ²	GDA2/IO51RSB1		
H8	TDI		
H9	TDO		
J1	GEA2/IO68RSB1		
J2	GEC2/IO66RSB1		
J3	IO64RSB1		
J4	IO61RSB1		
J5	IO58RSB1		
J6	IO55RSB1		
J7	TCK		
J8	TMS		
J9	VPUMP		

Notes:

- 1. Pin numbers F1 and F2 must be connected to ground because a PLL is not supported for AGLN060-CS81.
- 2. The bus hold attribute (hold previous I/O state in Flash*Freeze mode) is not supported for pin H7 in AGLN060-CS81.

Revision 19 4-9

QN48



Notes:

- 1. This is the bottom view of the package.
- 2. The die attach paddle of the package is tied to ground (GND).

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

Revision 19 4-15




IGLOO nano Low Power Flash FPGAs

QN68			
AGLN030Z			
Pin Number	Function		
1	IO82RSB1		
2	IO80RSB1		
3	IO78RSB1		
4	IO76RSB1		
5	GEC0/IO73RSB1		
6	GEA0/IO72RSB1		
7	GEB0/IO71RSB1		
8	VCC		
9	GND		
10	VCCIB1		
11	IO68RSB1		
12	IO67RSB1		
13	IO66RSB1		
14	IO65RSB1		
15	IO64RSB1		
16	IO63RSB1		
17	IO62RSB1		
18	FF/IO60RSB1		
19	IO58RSB1		
20	IO56RSB1		
21	IO54RSB1		
22	IO52RSB1		
23	IO51RSB1		
24	VCC		
25	GND		
26	VCCIB1		
27	IO50RSB1		
28	IO48RSB1		
29	IO46RSB1		
30	IO44RSB1		
31	IO42RSB1		
32	TCK		
33	TDI		
34	TMS		
35	VPUMP		

Pin Number AGLN030Z Function 36 TDO 37 TRST 38 VJTAG 39 IO40RSB0 40 IO37RSB0 41 GDB0/IO34RSB0 42 GDA0/IO32RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0 67	QN68				
Pin Number Function 36 TDO 37 TRST 38 VJTAG 39 IO40RSB0 40 IO37RSB0 41 GDB0/IO34RSB0 42 GDA0/IO33RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO06RSB0 65 IO06RSB0	·				
37 TRST 38 VJTAG 39 IO40RSB0 40 IO37RSB0 41 GDB0/IO34RSB0 42 GDA0/IO32RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	Pin Number				
38 VJTAG 39 IO40RSB0 40 IO37RSB0 41 GDB0/IO34RSB0 42 GDA0/IO33RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	36	TDO			
39 IO40RSB0 40 IO37RSB0 41 GDB0/IO34RSB0 42 GDA0/IO33RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO06RSB0	37	TRST			
40 IO37RSB0 41 GDB0/IO34RSB0 42 GDA0/IO33RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	38	VJTAG			
41 GDB0/IO34RSB0 42 GDA0/IO33RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	39	IO40RSB0			
42 GDA0/IO33RSB0 43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	40	IO37RSB0			
43 GDC0/IO32RSB0 44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	41	GDB0/IO34RSB0			
44 VCCIB0 45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	42	GDA0/IO33RSB0			
45 GND 46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	43	GDC0/IO32RSB0			
46 VCC 47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	44	VCCIB0			
47 IO31RSB0 48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	45	GND			
48 IO29RSB0 49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	46	VCC			
49 IO28RSB0 50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	47	IO31RSB0			
50 IO27RSB0 51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	48	IO29RSB0			
51 IO25RSB0 52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	49	IO28RSB0			
52 IO24RSB0 53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	50	IO27RSB0			
53 IO22RSB0 54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	51	IO25RSB0			
54 IO21RSB0 55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	52	IO24RSB0			
55 IO19RSB0 56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	53	IO22RSB0			
56 IO17RSB0 57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	54	IO21RSB0			
57 IO15RSB0 58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	55	IO19RSB0			
58 IO14RSB0 59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	56	IO17RSB0			
59 VCCIB0 60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	57	IO15RSB0			
60 GND 61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	58	IO14RSB0			
61 VCC 62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	59	VCCIB0			
62 IO12RSB0 63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	60	GND			
63 IO10RSB0 64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	61	VCC			
64 IO08RSB0 65 IO06RSB0 66 IO04RSB0	62	IO12RSB0			
65 IO06RSB0 66 IO04RSB0	63	IO10RSB0			
66 IO04RSB0	64	IO08RSB0			
	65	IO06RSB0			
67 IO02RSB0	66	IO04RSB0			
	67	IO02RSB0			
68 IO00RSB0	68	IO00RSB0			

VQ100



Note: This is the top view of the package.

Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/docs.aspx.

4-22 Revision 19



Package Pin Assignments

VQ100			
Pin Number	AGLN250 Function		
1	GND		
2	GAA2/IO67RSB3		
3	IO66RSB3		
4	GAB2/IO65RSB3		
5	IO64RSB3		
6	GAC2/IO63RSB3		
7	IO62RSB3		
8	IO61RSB3		
9	GND		
10	GFB1/IO60RSB3		
11	GFB0/IO59RSB3		
12	VCOMPLF		
13	GFA0/IO57RSB3		
14	VCCPLF		
15	GFA1/IO58RSB3		
16	GFA2/IO56RSB3		
17	VCC		
18	VCCIB3		
19	GFC2/IO55RSB3		
20	GEC1/IO54RSB3		
21	GEC0/IO53RSB3		
22	GEA1/IO52RSB3		
23	GEA0/IO51RSB3		
24	VMV3		
25	GNDQ		
26	GEA2/IO50RSB2		
27	FF/GEB2/IO49RSB2		
28	GEC2/IO48RSB2		
29	IO47RSB2		
30	IO46RSB2		
31	IO45RSB2		
32	IO44RSB2		
33	IO43RSB2		
34	IO42RSB2		
35	IO41RSB2		
36	IO40RSB2		

VQ100		
Pin Number	AGLN250 Function	
37	VCC	
38	GND	
39	VCCIB2	
40	IO39RSB2	
41	IO38RSB2	
42	IO37RSB2	
43	GDC2/IO36RSB2	
44	GDB2/IO35RSB2	
45	GDA2/IO34RSB2	
46	GNDQ	
47	TCK	
48	TDI	
49	TMS	
50	VMV2	
51	GND	
52	VPUMP	
53	NC	
54	TDO	
55	TRST	
56	VJTAG	
57	GDA1/IO33RSB1	
58	GDC0/IO32RSB1	
59	GDC1/IO31RSB1	
60	IO30RSB1	
61	GCB2/IO29RSB1	
62	GCA1/IO27RSB1	
63	GCA0/IO28RSB1	
64	GCC0/IO26RSB1	
65	GCC1/IO25RSB1	
66	VCCIB1	
67	GND	
68	VCC	
69	IO24RSB1	
70	GBC2/IO23RSB1	
71	GBB2/IO22RSB1	
72	IO21RSB1	

VQ100			
Pin Number	AGLN250 Function		
73	GBA2/IO20RSB1		
74	VMV1		
75	GNDQ		
76	GBA1/IO19RSB0		
77	GBA0/IO18RSB0		
78	GBB1/IO17RSB0		
79	GBB0/IO16RSB0		
80	GBC1/IO15RSB0		
81	GBC0/IO14RSB0		
82	IO13RSB0		
83	IO12RSB0		
84	IO11RSB0		
85	IO10RSB0		
86	IO09RSB0		
87	VCCIB0		
88	GND		
89	VCC		
90	IO08RSB0		
91	IO07RSB0		
92	IO06RSB0		
93	GAC1/IO05RSB0		
94	GAC0/IO04RSB0		
95	GAB1/IO03RSB0		
96	GAB0/IO02RSB0		
97	GAA1/IO01RSB0		
98	GAA0/IO00RSB0		
99	GNDQ		
100	VMV0		

4-28 Revision 19



IGLOO nano Low Power Flash FPGAs

Revision / Version	Changes	Page
Revision 1 (cont'd)	The "QN48" pin diagram was revised.	4-16
Packaging Advance v0.2	Note 2 for the "QN48", "QN68", and "100-Pin QFN" pin diagrams was changed to "The die attach paddle of the package is tied to ground (GND)."	
	The "VQ100" pin diagram was revised to move the pin IDs to the upper left corner instead of the upper right corner.	4-23
Revision 0 (Oct 2008) Product Brief Advance v0.2	The following tables and sections were updated to add the UC81 and CS81 packages for AGL030: "IGLOO nano Devices" "I/Os Per Package" "IGLOO nano Products Available in the Z Feature Grade" "Temperature Grade Offerings"	N/A
	The "I/Os Per Package" table was updated to add the following information to table note 4: "For nano devices, the VQ100 package is offered in both leaded and RoHS-compliant versions. All other packages are RoHS-compliant only."	II
	The "IGLOO nano Products Available in the Z Feature Grade" section was updated to remove QN100 for AGLN250.	VI
	The device architecture figures, Figure 1-3 • IGLOO Device Architecture Overview with Two I/O Banks (AGLN060, AGLN125) through Figure 1-4 • IGLOO Device Architecture Overview with Four I/O Banks (AGLN250), were revised. Figure 1-1 • IGLOO Device Architecture Overview with Two I/O Banks and No RAM (AGLN010 and AGLN030) is new.	1-4 through 1-5
	The "PLL and CCC" section was revised to include information about CCC-GLs in AGLN020 and smaller devices.	1-7
	The "I/Os with Advanced I/O Standards" section was revised to add information about IGLOO nano devices supporting double-data-rate applications.	1-8

Revision 19 5-7