

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LCD, PWM, WDT
Number of I/O	45
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 16x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08gw64clkr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1	Devic	ces in the MC9S08GW64 Series
2	Pin A	ssignments6
3	Elect	rical Characteristics10
	3.1	Introduction
	3.2	Parameter Classification
	3.3	Absolute Maximum Ratings10
	3.4	Thermal Characteristics
	3.5	ESD Protection and Latch-Up Immunity
	3.6	DC Characteristics
	3.7	Supply Current Characteristics
	3.8	External Oscillator (XOSCVLP) Characteristics26
	3.9	Internal Clock Source (ICS) Characteristics
	3.10	AC Characteristics

	3.10.1 Control Timing 29
	3.10.2 Timer (TPM/FTM) Module Timing
	3.10.3 SPI Timing 31
	3.11 Analog Comparator (PRACMP) Electricals
	3.12 ADC Characteristics
	3.13 VREF Characteristics
	3.14 LCD Specifications 40
	3.15 FLASH Specifications
4	Ordering Information 41
	4.1 Device Numbering System 41
5	Package Information and Mechanical Drawings 41

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	5/26/2010	Initial public release
2	10/29/2010	Completed all the TBDs. Updated the voltage output data in the Table 20. Changed the classification marking of II_{InT} to C in the Table 8.
3	1/28/2011	Updated Table 7.

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08GW64RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

1 Devices in the MC9S08GW64 Series

Table 1 summarizes the feature set available in the MC9S08GW64 series of MCUs.

Table 1. MC9S08GW64 Series Features by MCU and Package

Feature	MC9S0	8GW64	MC9S0	8GW32		
Package	80-pin LQFP	64-pin LQFP	80-pin LQFP	64-pin LQFP		
FLASH	65,536	Bytes	32,768	Bytes		
RAM	4,032	Bytes	2,048	Bytes		
ADC0 ¹ Single-ended Channels	7-ch	7-ch	7-ch	7-ch		
ADC0 Differential Channels ²	1	0	1	0		
ADC1 Single-ended Channels	7-ch	7-ch	7-ch	7-ch		
ADC1 Differential Channels	1	1	1	1		
BKPT	уе	es	ye	es		
ICS	уе	es	yes			
IIC	уе	es	ye	es		
IRQ	уе	es	ye	yes		
IRTC	ye	es	ye	es		
KBI	8-	ch	8-	ch		
MTIM8	2	2	:	2		
MTIM16	ye	es	ye	es		
PCNT	уе	es	ye	es		
PCRC	ye	es	ye	es		
PDB	уе	es	ye	es		
PRACMP	:	3	:	3		
SCI	2	4		4		
SPI	(3	:	3		
FTM	2-	ch	2-	ch		
LCD	8×36 4×40			8×24 4×28		
VREFO	yes yes		yes yes			
XOSC	2	2	:	2		
I/O pins ³	57	45	57	45		

Devices in the MC9S08GW64 Series

- ¹ There are two 16-bit ADC modules, so two parallel conversions at two channels can be made simultaneously.
- ² Each differential channel consists of two pins (DADPx and DADMx).
- ³ The I/O pins include one output-only pin.

The block diagram in Figure 1 shows the structure of the MC9S08GW64 series MCUs.

Devices in the MC9S08GW64 Series





Figure 1. MC9S08GW64 Series Block Diagram

2 Pin Assignments

This section shows the pin assignments for the MC9S08GW64 series devices.



Pin Assignments

80	64	Port Pin	Default func	Alt 1	Alt 2	Alt3	Alt4
7		PTF4	PTF4	LCD30			
8		PTF5	PTF5	LCD31			
9	5	PTF6	PTF6	MTIMCLK	AD4	LCD32	
10	6	PTF7	PTF7	FTMCLK	AD5	LCD33	
11	7	PTG0	PTG0	MOSI1	AD6	LCD34	
12	8	PTG1	PTG1	MISO1	AD7	LCD35	
13	9	PTG2	PTG2	SCLK1	AD8	LCD36	
14	10	PTG3	PTG3	SS1	AD9	LCD37	
15	11	PTG4	PTG4	CMPOUT1	RxD3	AD10	LCD38
16	12	PTG5	PTG5	CMPOUT2	TxD3	AD11	LCD39
17	13	PTG6	PTG6	CMPP3	AD12	PCNT0	LCD40
18	14	PTG7	PTG7	CMPP4	AD13	PCNT1	LCD41
19	15	PTH0	PTH0	CMPP5	AD14	PCNT2	LCD42
20	16	PTH1	PTH1	RTCCLKOUT	AD15	LCD43	
21	47	V _{DDA}	V _{DDA}				
22	- 17	V _{REFH}	V _{REFH}				
23		V _{SSA}	V _{SSA}				
24	- 18	V _{REFL}	V _{REFL}				
25		DADP0	DADP0				
26		DADM0	DADM0				
27	19	V _{REFO}	V _{REFO}				
28	20	DADP1	DADP1				
29	21	DADM1	DADM1				
30	22	V _{BAT}	V _{BAT}				
31	23	EXTAL1	EXTAL1				
32	24	XTAL1	XTAL1				
33	25	TAMPER1 ¹	TAMPER1				
34	26	TAMPER2	TAMPER2				
35	27	PTA0	PTA0	MOSI2	PCNTCH0	SCL	AD2
36	28	PTA1	PTA1	MISO2	PCNTCH1	SDA	AD3
37	29	PTA2	PTA2	SCLK2	FTMCH0	PCNT0	CMPP0
38	30	PTA3	PTA3	SS2	FTMCH1	PCNT1	CMPP1
39	31	PTA4	PTA4	MTIMCLK	RxD2	PCNT2	CMPP2
40	32	PTA5 ²	PTA5	FTMCLK	TxD2	EXTRIG	IRQ
41	33	PTA6 ³	BKGD/MS	CMPOUT0	CLKOUT	BKGD/MS	

Table 2. Pin Availability by Package Pin-Count (continued)

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Machine Model (MM)	V _{MM}	±200	_	V
3	Charge device model (CDM)	V _{CDM}	±500	_	V
4	Latch-up current at $T_A = 85^{\circ}C$ (applies to all pins except pin 31EXTAL1 and pin 30 XTAL1 in 80-pin package, applies to all pins except pin 23 EXTAL1 and pin 24 XTAL1 in 64-pin package)	I _{LAT}	±100 ²	_	mA
	Latch-up current at $T_A = 85^{\circ}C$ (applies to pin 31EXTAL1 and pin 30 XTAL1 in 80-pin package, applies to pin 23 EXTAL1 and pin 24 XTAL1 in 64-pin package)	I _{LAT}	±62 ³	_	mA

Table 7. ESD and Latch-Up Protection Characteristics

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

 2 These pins meet JESD78A Class II (section 1.2) Level A (section 1.3) requirement of ±100mA.

³ This pin meets JESD78A Class II (section 1.2) Level B (section 1.3) characterization to ±62mA.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Num	С	C	Characteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
1		Operating Vol	tage			1.8		3.6	V
2	С	Output high voltage	All non-LCD pins low-drive strength	V _{OH}	V _{DD} >1.8 V I _{Load} = -0.6 mA	V _{DD} – 0.5			V
	Ρ		All non-LCD pins high-drive strength		V _{DD} > 2.7 V I _{Load} = -10 mA	V _{DD} – 0.5			
	С				$V_{DD} > 1.8 V$ $I_{Load} = -3 mA$	V _{DD} – 0.5			
3	С	Output high voltage	All LCD/GPIO pins low-drive strength	V _{OH}	V _{DD} >1.8 V I _{Load} = -0.5 mA	V _{DD} – 0.5			V
	Ρ		All LCD/GPIO pins high-drive strength		V _{DD} > 2.7 V I _{Load} = -2.5 mA	V _{DD} – 0.5			
	С				$V_{DD} > 1.8 V$ $I_{Load} = -1 mA$	V _{DD} – 0.5	_		
4	D	Output high current	Max total I _{OH} for all ports	I _{OHT}		—	_	100	mA

Num	С		Characteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
	•	•	High range — V _{DD} falling			2.11	2.16	2.22	V
22	С	detection threshold	High range — V _{DD} rising	V _{LVDH}		2.16	2.23	2.27	
	(•	Low range — V _{DD} falling			1.80	1.85	1.91	V
23	С	detection threshold	Low range — V _{DD} rising	V _{LVDL}		1.86	1.92	1.99	
	_	•	V _{DD} falling, LVWV = 1	V _{LVWH}		2.36	2.46	2.56	V
24	С	warning threshold	V _{DD} rising, LVWV = 1			2.52	2.49	2.71	
25	С	Low-voltage	V _{DD} falling, LVWV = 0	V _{LVWL}		2.10	2.16	2.23	V
25	0	warning	V _{DD} rising, LVWV = 0	♥ LVWL		2.15	2.23	2.26	
26	С	Low-voltage inhibit reset/recover hysteresis		V _{hys}		—	80	_	mV
27	Ρ	Bandgap Vo	Itage Reference ⁷	V _{BG}		1.15	1.17	1.19	V

Table 8. DC Characteristics (continued)

¹ Typical values are measured at 25°C. Characterized, not tested

² Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250nA.

³ All functional non-supply pins, except for PTB2 are internally clamped to V_{SS} and V_{DD}.

⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

- ⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁶ POR will occur below the minimum voltage.
- $^7\,$ Factory trimmed at V_DD = 3.0 V, Temp = 25°C




Figure 4. Non LCD pins I/O Pullup Typical Resistor Values

Num	с	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)											
5	т	Run supply current LPRS=1, all modules off; running	RI _{DD}	16 kHz FBILP	3	137	_	μΑ	–40 to 85°C											
	т	from RAM		16 kHz FBELP		8	_													
6	С	Wait mode supply current,	WI _{DD}	20 MHz	3	5.4	7.5	mA	–40 to 85°C											
	С	all modules off		2 MHz		1.1	_													
7	т	Wait mode supply current	WI _{DD}	16 kHz FBILP	3	131	_	μA	–40 to 85°C											
	т	LPRS = 0, all modules off		16 kHz FBELP	3	123	_	μA	–40 to 85°C											
8	т	Wait mode supply current	WI _{DD}	16 kHz FBILP	3	159	_	μA	–40 to 85°C											
	т	LPRS = 1, all modules off		16 kHz FBELP	3	5.6	_	μΑ	–40 to 85°C											
9		Stop2 mode supply current	S2I _{DD}	N/A	3	330	1000		–40 to 25°C											
	С					1622			70°C											
													6000	_	nA	85°C				
						N/A	2	_	_		-40 to 25°C									
	С																			_
							_		85°C											
10		Stop3 mode supply current	S3I _{DD}	N/A	3	474	1100		–40 to 25°C											
	С	No clocks active					2608			70°C										
						9000		nA	85°C											
				N/A	2				–40 to 25°C											
	С								70°C											
							_		85°C											

Table 9. Supply Current Characteristics

¹ Typical values are measured at 25°C. Characterized, not tested.

Table 10. Stop Mode Adders (V_{DD} =3V, V_{DDA} = V_{DD})

Num	с	Parameter	Condition		Units			
			Condition	-40	25	70	85	Onits
1	С	LPO		100	100	150	175	nA
2	С	ERREFSTEN	RANGE = HGO = 0	600	737	830	863	nA
3	С	IREFSTEN ¹		—	73	80	92	μA
4	С	LVD ¹	LVDSE = 1	110	112	112	113	μA
5	С	PRACMP ¹	Not using the bandgap (BGBE = 0), PRG enabled	30	35	40	55	μA

3.8 External Oscillator (XOSCVLP) Characteristics

Reference Figure 14 and Figure 15 for crystal or resonator circuits.

Table 11. XOSCVLP and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings			See N See N		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, high gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)			— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		 100 0 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain	^t CSTL ^t CSTH		600 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0		20 20	MHz MHz

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² Load capacitors (C_1 , C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 14. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 15. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	Ρ	Average internal reference frequency — factory trimmed at VDD = 3.6 V and temperature = 25 °C	f _{int_ft}	_	32.768	_	kHz
2	Ρ	Average internal reference frequency - trimmed	f _{int_t}	31.25	—	39.063	kHz
3	Т	Internal reference start-up time	t _{IRST}		—	6	μS
4	Ρ	DCO output frequency range - untrimmed	f _{dco_ut}	12.8	16.8	21.33	MHz
5	Ρ	DCO output frequency range - trimmed	f _{dco_t}	16	—	20	MHz
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)	$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)	$\Delta f_{dco_res_t}$		± 0.2	± 0.4	%f _{dco}
8	С	Total deviation from trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	+ 0.5 -1.0	± 2	%f _{dco}

Table 12. ICS Frequency Specifi	fications (Temperature Range	= -40 to 85°C Ambient)


Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
9	С	Total deviation from trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf_{dco_t}	_	± 0.5	± 1	%f _{dco}
10	С	FLL acquisition time ²	t _{Acquire}	_	—	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ³	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in the crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.



Deviation of DCO Output from Trimmed Frequency

Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	dc		20	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μs
3	D	External reset pulse width ²	t _{extrst}	100	-	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μS
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}			ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH} , t _{IHIL}	100 1.5 x t _{cyc}			ns
9	с	Port rise and fall time — Non-LCD Pins Low output drive (PTxDS = 0) (load = 50 pF) ^{5, 6} Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		16 23		ns
		Port rise and fall time — Non-LCD Pins High output drive (PTxDS = 1) (load = 50 pF) ^{5, 6} Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		5 9		ns
10	С	Voltage Regulator Recovery time	t _{VRR}	_	6	10	us

Table 13. Control Timing

¹ Typical values are based on characterization data at V_{DD} = 3.0 V, 25°C unless otherwise stated.

 2 This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

³ To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .


⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

⁵ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40° C to 85°C.

⁶ Except for LCD pins in Open Drain mode.



Figure 17. Reset Timing




NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



Num	Charact eristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
5	Ref Voltage Low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	V	
6	Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
7	Input Capacit ance	16-bit modes 8/10/12-bit modes	C _{ADIN}	_	8 4	10 5	pF	
8	Input Resista nce		R _{ADIN}	_	2	5	kΩ	
9		16 bit modes f _{ADCK} > 8MHz 4MHz < f _{ADCK} < 8MHz f _{ADCK} < 4MHz				0.5 1 2		
10	Analog Source Resista	13/12 bit modes f _{ADCK} > 8MHz 4MHz < f _{ADCK} < 8MHz f _{ADCK} < 4MHz	R _{AS}			1 2 5	kΩ	External to MCU
11	nce	11/10 bit modes f _{ADCK} > 8MHz 4MHz < f _{ADCK} < 8MHz f _{ADCK} < 4MHz				2 5 10		Assumes ADLSMP=0
12		9/8 bit modes f _{ADCK} > 8MHz f _{ADCK} < 8MHz		_	_	5 10		
13	ADC	ADLPC = 0, ADHSC = 1		1.0	_	10		
14	Convers ion Clock	ADLPC = 0, ADHSC = 0	fadck	1.0	_	5	MHz	
15	Freq.	ADLPC = 1, ADHSC = 0		1.0	_	2.5		

Table 17. 16-bit ADC Operating Conditions

¹ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.

Characteristic	Conditions ¹	С	Symb	Min	Typ ²	Max	Unit	Comment
Total Unadjusted	16-bit differential mode 16-bit single-ended mode	т	TUE		±16 ±20	+24/-24 +32/-20	LSB ³	32x Hardware
Error	13-bit differential mode 12-bit single-ended mode	Т			±1.5 ±1.75	±2.0 ±2.5		Averaging (AVGE = %1 AVGS = %11)
	11-bit differential mode 10-bit single-ended mode	Т			±0.7 ±0.8	±1.0 ±1.25		
	9-bit differential mode 8-bit single-ended mode	Т		_	±0.5 ±0.5	±1.0 ±1.0		
Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	Т	DNL	_	±2.5 ±2.5	±3 ±3	LSB ²	
	13-bit differential mode 12-bit single-ended mode	Т		_	±0.7 ±0.7	±1 ±1		
	11-bit differential mode 10-bit single-ended mode	Т		_	±0.5 ±0.5	±0.75 ±0.75		
	9-bit differential mode 8-bit single-ended mode	Т		_	±0.2 ±0.2	±0.5 ±0.5		
Integral Non-Linearity	16-bit differential mode 16-bit single-ended mode	Т	INL		±6.0 ±10.0	±12.0 ±16.0	LSB ²	
	13-bit differential mode 12-bit single-ended mode	Т		_	±1.0 ±1.0	±2.0 ±2.0		
	11-bit differential mode 10-bit single-ended mode	Т			±0.5 ±0.5	±1.0 ±1.0		
	9-bit differential mode 8-bit single-ended mode	Т		_	±0.3 ±0.3	±0.5 ±0.5		
Zero-Scale Error	16-bit differential mode 16-bit single-ended mode	Т	E _{ZS}		±4.0 ±4.0	+16/0 +16/-38	LSB ²	V _{ADIN} = V _{SSAD}
	13-bit differential mode 12-bit single-ended mode	Т			±0.7 ±0.7	±2.0 ±2.0		
	11-bit differential mode 10-bit single-ended mode	Т			±0.4 ±0.4	±1.0 ±1.0		
	9-bit differential mode 8-bit single-ended mode	Т		_	±0.2 ±0.2	±0.5 ±0.5		

Table 19. 16-bit ADC Characteristics(V_{REFH} = V_{DDAD} \geq 2.7V, V_{REFL} = V_{SSAD}, F_{ADCK} \leq 4MHz, ADHSC=1)

Characteristic	Conditions ¹	с	Symb	Min	Typ ²	Max	Unit	Comment
Full-Scale Error	16-bit differential mode 16-bit single-ended mode	Т	E _{FS}		+8/0 +12/0	+24/0 +24/0	LSB ²	$V_{ADIN} = V_{DDAD}$
	13-bit differential mode 12-bit single-ended mode	Т		_	±0.7 ±0.7	±2.0 ±2.5		
	11-bit differential mode 10-bit single-ended mode	Т		_	±0.4 ±0.4	±1.0 ±1.0		
	9-bit differential mode 8-bit single-ended mode	Т			±0.2 ±0.2	±0.5 ±0.5		
Quantization	16 bit modes	D	EQ	_	-1 to 0	—	LSB ²	
Error	<pre><13 bit modes</pre>	1		—	_	±0.5		
Effective Number of Bits	16 bit differential mode Avg = 32 Avg = 16 Avg = 8 Avg = 4 Avg = 1	С	ENOB		13.5 13.4 13.2 13 12.6		Bits	For ADC_DIV=1, ADC_CLK=10 MHz.
	16 bit single-ended mode Avg = 32 Avg = 16 Avg = 8 Avg = 4 Avg = 1				12.39 12.34 12.13 11.94 11.4			
Signal to Noise plus Distortion	See ENOB		SINAD	SINAD =	= 6.02 · ENG	<i>DB</i> +1.76	dB	
Total Harmonic Distortion	16-bit differential mode Avg = 32	С	THD	_	_	_	dB	
	16-bit single-ended mode Avg = 32	D		_	_			
Spurious Free Dynamic	16-bit differential mode Avg = 32	С	SFDR	91.0	96.5	_	dB	
Range	16-bit single-ended mode Avg = 32	D		_	_	_		
Input Leakage Error	all modes	D	E _{IL}		I _{In} * R _{AS}		mV	I _{In} = leakage current (refer to DC characteristics)
Temp Sensor	–40°C–25°C	D	m		1.646	_	mV/°C	
Slope	25°C–125°C			_	1.769	—		
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	966	_	mV	

Table 19. 16-bit ADC Characteristics($V_{REFH} = V_{DDAD} \ge 2.7V$, $V_{REFL} = V_{SSAD}$, $F_{ADCK} \le 4MHz$, ADHSC=1)

 $^1\,$ All accuracy numbers assume the ADC is calibrated with $V_{\text{REFH}} \!\!=\!\! V_{\text{DDAD}}$

² Typical values assume V_{DDAD} = 3.0 V, Temp = 25 °C, f_{ADCK}=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

³ 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^{N}$

3.13 VREF Characteristics

Table 20. Electrical specifications

Num	С	Characteristic	Symbol	Min	Max	Unit
1	Р	Supply voltage	V _{DD}	1.80	3.60	V
2	Р	Operating temperature range	T _{op}	-40	85	С
3	С	Maximum Load			10	mA
			Operation across T	emperature	· · · · · · · · · · · · · · · · · · ·	
4	Р	Voltage output room temperature	Untrimmed	1.070	0–1.3	V
5	Р	Voltage output room temperature	Factory trimmed ¹	1.180	–1.22	V
6	С	-40 °C	Factory trimmed	1.19–	1.200	V
7	С	85 °C	Factory trimmed	1.185–1.200		V
			Load Bandy	vidth		
8	С	Load Regulation Mode = 10 at 1mA load	Mode = 10	20	100	μV/mA
9	С	Line Regulation (Power Supply	DC	±0.1 from room temp voltage		mV
		Rejection)	AC	-(60	dB
			Power Consur	nption	I	
10	С	Powered down Current (Stop Mode, VREFEN = 0, VRSTEN = 0)	I		100	μA
11	С	Bandgap only (Mode[1:0] 00)	I		75	μA
12	С	Low Power buffer (Mode[1:0] 01)	I		125	μA
13	С	Tight Regulation buffer (Mode[1:0] 10)	I		1.1	mA
14	С	Low Power and Tight Regulation (Mode[1:0] 11)	I		1.15	mA
l			1		1	

¹ Factory trim is performed at the room temperature.


- ² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.
- ³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0$ V, bus frequency = 4.0 MHz.
- ⁴ Typical endurance for FLASH was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory.*
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*

4 Ordering Information

This section contains the ordering information and the device numbering system for the MC9S08GW64 Series.

4.1 Device Numbering System

Example of the device numbering system:



5 Package Information and Mechanical Drawings

Table 23 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08GW64 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 23, or
- Open a browser to the Freescale[®] website (http://www.freescale.com), and enter the appropriate document number (from Table 23) in the "Enter Keyword" search box at the top of the page.

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W

Table 23.	Package	Descriptions
-----------	---------	--------------

How to Reach Us:

Home Page: www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08GW64 Rev. 3 1/2011 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM7TDMI-S is the trademark of ARM Limited.

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org © Freescale Semiconductor, Inc. 2010-2011. All rights reserved.

