



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | RX  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 100MHz  |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB  |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 57  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 32K x 8   |
| RAM Size                   | 24K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |
| Data Converters            | A/D 12x10b, 8x12b; D/A 2x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | 100-LFQFP (14x14)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f563tbbdfp-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f563tbbdfp-v0</a> |

**Table 1.1 Outline of Specifications (4/7)**

| Classification         | Module/Function                               | Description   |
|------------------------|---|---|
| Timers                 | General PWM timer (GPT)                       | <ul style="list-style-type: none"> <li>• 16 bits x 8 channels</li> <li>• Counting up or down (saw-wave), counting up and down (triangle-wave) selectable for all channels</li> <li>• Select from among four count clocks (PCLKA/1, PCLKA/4, PCLKA/8, and PCLKA/16) for each channel</li> <li>• 2 input/output pins per channel</li> <li>• 2 output compare/input capture registers per channel</li> <li>• For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.</li> <li>• In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms.</li> <li>• Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)</li> <li>• Synchronizable operation of the several counters</li> <li>• Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting)</li> <li>• Generation of dead times in PWM operation</li> <li>• Through combination of three counters, generation of automatic three-phase PWM waveforms incorporating dead times</li> <li>• Starting, clearing, and stopping counters in response to external or internal triggers</li> <li>• Internal trigger sources: Output of the internal comparator detection, software, and compare-match</li> <li>• The main clock can be used as a counter clock for measuring the timing of the edges of signals produced by frequency-dividing the dedicated clock signal for the IWDt (to detect abnormal oscillation).</li> <li>• A PWM delay with an accuracy of up to 1/32 times the period of the system clock (ICLK) can be generated to control the timing with which signals from the two PWM output pins from each of channels 0 to 3 rise and fall.</li> </ul> |
|                        | Compare match timer (CMT)                     | <ul style="list-style-type: none"> <li>• (16 bits x 2 channels) x 2 units</li> <li>• Select from among four internal clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)</li> </ul>   |
|                        | Watchdog timer (WDTA)                         | <ul style="list-style-type: none"> <li>• 14 bits x 1 channel</li> <li>• Select from among 6 counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192)</li> </ul>  |
|                        | Independent watchdog timer (IWDtA)            | <ul style="list-style-type: none"> <li>• 14 bits x 1 channel</li> <li>• Counter-input clock: Dedicated on-chip oscillator</li> <li>• Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256</li> </ul>   |
| Communication function | USB 2.0 host/function module (USBa)           | <ul style="list-style-type: none"> <li>• Includes a UDC (USB Device Controller) and transceiver for USB 2.0</li> <li>• Single port</li> <li>• Compliance with the USB 2.0 specification</li> <li>• Transfer rate: Full speed (12 Mbps)</li> <li>• Self-power mode and bus power mode are selectable</li> <li>• Supports the OTG (On-The-Go)</li> <li>• Incorporates 2 Kbytes of RAM as a transfer buffer</li> </ul>   |
|                        | Serial communications interfaces (SCIC, SCID) | <ul style="list-style-type: none"> <li>• 5 channels (SCIC: 4 channels + SCID: 1 channel)</li> <li>• SCIC <ul style="list-style-type: none"> <li>Serial communications modes: Asynchronous, clock synchronous, and smart-card interface</li> <li>Multi-processor function</li> <li>On-chip baud rate generator allows selection of the desired bit rate</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Simple I<sup>2</sup>C</li> <li>Simple SPI</li> </ul> </li> <li>• SCID (The following functions are added to SCIC) <ul style="list-style-type: none"> <li>Supports the serial communications protocol, which contains the start frame and information frame</li> <li>Supports the LIN format</li> </ul> </li> </ul>   |

**Table 1.2 Comparison of Functions for Different Packages**

| Functions  |  |  | RX63T Group                                  |             |            |                          |                                    |   |  |
|--|--|--|--|-------------|------------|--------------------------|------------------------------------|---|--|
| Package  |  |  | 144 Pins                                     | 120 Pins    | 112 Pins   | 100 Pins                 | 64 Pins                            | 48 Pins                                 |  |
| External bus   |  |  | 16 bits                                      |             |            |                          | —                                  |   |  |
| External address space                                   |  |  | 1 Mbyte × 4 areas                            |             |            |                          | —                                  |   |  |
| DMA  | DMA controller (DMACA)                                 |  | Ch. 0 to 3                                   |             |            |                          |                                    |   |  |
|  | Data transfer controller (DTCa)                        |  | Supported                                    |             |            |                          |                                    |   |  |
| Interrupt controller (ICUb)                              | NMI pin  |  | Supported                                    |             |            |                          |                                    |   |  |
|  | IRQ pin  |  | Supported (x 8)                              |             |            |                          | Supported (x 6)                    |   |  |
| Timers   | Multi-function timer pulse unit 3 (MTU3)* <sup>1</sup> |  | Ch. 0 to 7                                   |             |            |                          |                                    |   |  |
|  | General PWM timer (GPT)* <sup>1</sup>                  | Generation of delays in PWM, not supported | Ch. 0 to 7                                   |             |            |                          | Ch. 0 to 3                         |   |  |
|  |  | Generation of delays in PWM, supported     | Ch. 0 to 3                                   |             |            |                          | —                                  |   |  |
|  | Port output enable 3 (POE3)                            |  | Supported (POE pins × 6)                     |             |            | Supported (POE pins × 5) | Supported (POE pins × 4)           |   |  |
|  | Compare match timer (CMT)                              |  | Ch. 0 to 3                                   |             |            |                          |                                    |   |  |
|  | Watchdog timer (WDTA)                                  |  | Supported                                    |             |            |                          |                                    |   |  |
|  | Independent watchdog timer (IWDTa)                     |  | Supported                                    |             |            |                          |                                    |   |  |
|  | Communication function                                 | USB2.0 host/function module (USBa)         |  | Ch. 0       |            | —                        |                                    |   |  |
| Serial communications interfaces (SClc)                  |  | Ch. 0 to 3                                 |  |             | Ch. 0 to 2 | Ch. 0, 1                 |                                    |   |  |
| Serial communications interfaces (SCld)                  |  | Ch. 12                                     |  |             |            |                          |                                    |   |  |
| I <sup>2</sup> C bus interfaces (RIIC)                   |  | Ch. 0, 1                                   |  | Ch. 0       |            |                          |                                    |   |  |
| Serial peripheral interfaces (RSPI)                      |  | Ch. 0, 1                                   |  |             |            | Ch. 0                    |                                    |   |  |
| CAN module (CAN) (as an optional function)* <sup>1</sup> |  | Ch. 0                                      |  |             |            | —                        |                                    |   |  |
| 12-bit A/D converter (S12ADB)                            |  |  | 4 channels × 2 units                         |             |            |                          | 8 channels × 1 unit (AN000 to 007) | 8 channels × 1 unit (AN000 to 004, 007) |  |
|  |  |  | Three-channel simultaneous sampling function |             |            |                          | 1 unit                             |   |  |
|  |  |  | Programmable gain amplifier                  |             |            |                          | —                                  |   |  |
|  |  |  | Window comparator                            |             |            |                          | 3 channels × 1 unit                |   |  |
| 10-bit A/D converter (ADA)                               |  |  | 20 channels                                  | 12 channels |            |                          | —                                  |   |  |
| D/A converter (DAa)                                      |  |  | Ch. 0, 1                                     |             |            |                          | —                                  |   |  |
| Clock Frequency Accuracy Measurement Circuit             |  |  | Supported                                    |             |            |                          |                                    |   |  |
| Digital power supply controller (DPC)* <sup>2</sup>      |  |  | Supported                                    |             |            |                          | Not supported                      |   |  |


Note 1. For the MTU3 and GPT, the number of pins will differ with the package. See the list of pins and pin functions for details.

In addition, the CAN module is an optional function. For details, see Table 1.3.

Note 2. Not provided for the product ID code O.

### 1.3 Block Diagram

Figure 1.2 shows a block diagram.



**Figure 1.2 Block Diagram**


**Table 1.5 List of Pins and Pin Functions (144-Pin LQFP) (2/4)**

| Pin Number<br>144-Pin<br>LQFP | Power Supply<br>Clock System<br>Control | I/O Port | Bus  | Timer<br>(MTU3, GPT, POE3, CAC) | Communications<br>(SClC, SClD, RSPI, RIIC,<br>CAN, USB) | Interrupt | S12ADB,<br>AD, DA |
|-------------------------------|---|----------|------|---------------------------------|---|-----------|-------------------|
| 39                            |   | PB6      | A18  |                                 | RXD12/SMISO12/<br>SSCL12/RXDX12/<br>CRX1                | IRQ2      |                   |
| 40                            |   | PB5      | A17  |                                 | TXD12/SMOSI12/<br>SSDA12/TXDX12/<br>SIOX12/<br>CTX1     |           |                   |
| 41                            | PLLVCC                                  |          |      |                                 |   |           |                   |
| 42                            |   | PB4      | A16  | POE8#/<br>GTETRG0               |   | IRQ3-DS   |                   |
| 43                            | PLLVSS                                  |          |      |                                 |   |           |                   |
| 44                            | TDI                                     |          |      |                                 | RXD1*1  |           |                   |
| 45                            | TCK/FINEC                               |          |      |                                 |   |           |                   |
| 46                            | TDO                                     |          |      |                                 | TXD1*1  |           |                   |
| 47                            |   | PB3      | A15  | MTIOC0A/CACREF                  | SCK0  |           |                   |
| 48                            |   | PB2      |      | MTIOC0B                         | TXD0/SMOSI0/<br>SSDA0/SDA0                              |           |                   |
| 49                            |   | PB1      |      | MTIOC0C                         | RXD0/SMISO0/<br>SSCL0/SCL0                              | IRQ4      |                   |
| 50                            |   | PB0      | A14  | MTIOC0D                         | MOSIA/MOSIB   |           |                   |
| 51                            | TRDATA1                                 | PA6      | CS3# |                                 | CTS3#/RTS3#/SS3#  |           |                   |
| 52                            |   | PA5      |      | MTIOC1A                         | RXD0/SMISO0/<br>SSCL0/<br>MISOA/MISOB                   |           | ADTRG1#           |
| 53                            |   | PA4      |      | MTIOC1B                         | TXD0/SMOSI0/<br>SSDA0/SMOSI0/<br>RSPCKA/RSPCKB          |           | ADTRG0#           |
| 54                            |   | PA3      |      | MTIOC2A                         | SCK0/SSLA0/SSLB0  |           |                   |
| 55                            |   | PA2      |      | MTIOC2B                         | RXD2/SMISO2/<br>SSCL2/<br>SSLA1/SSLB1                   |           |                   |
| 56                            |   | PA1      |      | MTIOC6A                         | TXD2/SMOSI2/<br>SSDA2/SMOSI2/<br>SSLA2/SSLB2            |           |                   |
| 57                            |   | PA0      |      | MTIOC6C                         | SCK2/SSLA3/SSLB3  |           |                   |
| 58                            | TRDATA0                                 | P35      |      |                                 | TXD3/SMOSI3/SSDA3                                       |           |                   |
| 59                            | TRCLK                                   | P34      |      | GTETRG1                         | RXD3/SMISO3/SSCL3                                       | IRQ3      |                   |
| 60                            | VCC                                     |          |      |                                 |   |           |                   |
| 61                            |   | P96      | A13  | POE4#                           | RXD1/SMISO1/SSCL1                                       | IRQ4-DS   |                   |
| 62                            |   | PG6      | CS2# |                                 | SCK1  |           |                   |
| 63                            | VSS                                     |          |      |                                 |   |           |                   |
| 64                            |   | P95      |      | MTIOC6B/GTIOC4A                 | TXD1/SMOSI1/SSDA1                                       |           |                   |
| 65                            |   | P94      |      | MTIOC7A/GTIOC5A                 | CTS1#/RTS1#/SS1#  |           |                   |
| 66                            |   | P93      |      | MTIOC7B/GTIOC6A                 | CTS2#/RTS2#/SS2#  |           |                   |
| 67                            |   | P92      |      | MTIOC6D/GTIOC4B                 |   |           |                   |
| 68                            |   | P91      |      | MTIOC7C/GTIOC5B                 |   |           |                   |
| 69                            |   | P90      |      | MTIOC7D/GTIOC6B                 |   |           |                   |
| 70                            |   | PG5      |      | POE12#                          | SCK3  |           | ADTRG#            |
| 71                            |   | PG4      |      | GTIOC6B                         | RXD3/SMISO3/SSCL3                                       | IRQ6      |                   |

## 3.2 External Address Space

The external address space is divided into up to four CS areas (CS0 to CS3), each corresponding to the CSn# signal output from a CSn# (n = 0 to 3) pin.

Figure 3.2 shows the address ranges corresponding to the individual CS areas (CS0 to CS3) in on-chip ROM disabled extended mode.



**Figure 3.2 Correspondence between External Address Spaces and CS Areas  
(In On-Chip ROM Disabled Extended Mode)**

**Table 4.1 List of I/O Registers (Address Order) (12/48)**

| Address    | Module Symbol | Register Name                          | Register Symbol | Number of Bits | Access Size | Number of Access States |               | Module Name | Remarks   |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|---------------|-------------|---|
|            |               |  |                 |                |             | ICLK $\geq$ PCLK        | ICLK $<$ PCLK |             |   |
| 0008 732C  | ICU           | Interrupt Source Priority Register 044 | IPR044          | 8              | 8           | 2 ICLK                  |               | ICUb        | Not present in versions with 64 or 48 pins.           |
| 0008 732Dh | ICU           | Interrupt Source Priority Register 045 | IPR045          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7331h | ICU           | Interrupt Source Priority Register 049 | IPR049          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7334h | ICU           | Interrupt Source Priority Register 052 | IPR052          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7336h | ICU           | Interrupt Source Priority Register 054 | IPR054          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7337h | ICU           | Interrupt Source Priority Register 055 | IPR055          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7338h | ICU           | Interrupt Source Priority Register 056 | IPR056          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7339h | ICU           | Interrupt Source Priority Register 057 | IPR057          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 733Ah | ICU           | Interrupt Source Priority Register 058 | IPR058          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 733Bh | ICU           | Interrupt Source Priority Register 059 | IPR059          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 733Ch | ICU           | Interrupt Source Priority Register 060 | IPR060          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 733Dh | ICU           | Interrupt Source Priority Register 061 | IPR061          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 733Eh | ICU           | Interrupt Source Priority Register 062 | IPR062          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7340h | ICU           | Interrupt Source Priority Register 064 | IPR064          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7341h | ICU           | Interrupt Source Priority Register 065 | IPR065          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7342h | ICU           | Interrupt Source Priority Register 066 | IPR066          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7343h | ICU           | Interrupt Source Priority Register 067 | IPR067          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7344h | ICU           | Interrupt Source Priority Register 068 | IPR068          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7345h | ICU           | Interrupt Source Priority Register 069 | IPR069          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7346h | ICU           | Interrupt Source Priority Register 070 | IPR070          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7347h | ICU           | Interrupt Source Priority Register 071 | IPR071          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 735Ah | ICU           | Interrupt Source Priority Register 090 | IPR090          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 112, 100, 64 or 48 pins. |
| 0008 7362h | ICU           | Interrupt Source Priority Register 098 | IPR098          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7366h | ICU           | Interrupt Source Priority Register 102 | IPR102          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7367h | ICU           | Interrupt Source Priority Register 103 | IPR103          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7368h | ICU           | Interrupt Source Priority Register 104 | IPR104          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7369h | ICU           | Interrupt Source Priority Register 105 | IPR105          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 736Ah | ICU           | Interrupt Source Priority Register 106 | IPR106          | 8              | 8           | 2 ICLK                  |               |             | Not present in versions with 64 or 48 pins.           |
| 0008 7372h | ICU           | Interrupt Source Priority Register 114 | IPR114          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 737Ah | ICU           | Interrupt Source Priority Register 122 | IPR122          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 737Eh | ICU           | Interrupt Source Priority Register 126 | IPR126          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7382h | ICU           | Interrupt Source Priority Register 130 | IPR130          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7385h | ICU           | Interrupt Source Priority Register 133 | IPR133          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7387h | ICU           | Interrupt Source Priority Register 135 | IPR135          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7389h | ICU           | Interrupt Source Priority Register 137 | IPR137          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 738Bh | ICU           | Interrupt Source Priority Register 139 | IPR139          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 738Dh | ICU           | Interrupt Source Priority Register 141 | IPR141          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7391h | ICU           | Interrupt Source Priority Register 145 | IPR145          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7392h | ICU           | Interrupt Source Priority Register 146 | IPR146          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7396h | ICU           | Interrupt Source Priority Register 150 | IPR150          | 8              | 8           | 2 ICLK                  |               |             |   |
| 0008 7397h | ICU           | Interrupt Source Priority Register 151 | IPR151          | 8              | 8           | 2 ICLK                  |               |             |   |

**Table 4.1 List of I/O Registers (Address Order) (26/48)**

| Address    | Module Symbol | Register Name                     | Register Symbol | Number of Bits | Access Size | Number of Access States |             | Module Name | Remarks   |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|-------------|---|
|            |               |                                   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |             |   |
| 0008 C174h | MPC           | P64 Pin Function Control Register | P64PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC         | Not present in versions with 64 or 48 pins.                 |
| 0008 C175h | MPC           | P65 Pin Function Control Register | P65PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C178h | MPC           | P70 Pin Function Control Register | P70PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C179h | MPC           | P71 Pin Function Control Register | P71PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C17Ah | MPC           | P72 Pin Function Control Register | P72PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C17Bh | MPC           | P73 Pin Function Control Register | P73PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C17Ch | MPC           | P74 Pin Function Control Register | P74PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C17Dh | MPC           | P75 Pin Function Control Register | P75PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C17Eh | MPC           | P76 Pin Function Control Register | P76PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C180h | MPC           | P80 Pin Function Control Register | P80PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C181h | MPC           | P81 Pin Function Control Register | P81PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C182h | MPC           | P82 Pin Function Control Register | P82PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C188h | MPC           | P90 Pin Function Control Register | P90PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C189h | MPC           | P91 Pin Function Control Register | P91PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C18Ah | MPC           | P92 Pin Function Control Register | P92PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C18Bh | MPC           | P93 Pin Function Control Register | P93PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C18Ch | MPC           | P94 Pin Function Control Register | P94PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C18Dh | MPC           | P95 Pin Function Control Register | P95PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C18Eh | MPC           | P96 Pin Function Control Register | P96PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C190h | MPC           | PA0 Pin Function Control Register | PA0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C191h | MPC           | PA1 Pin Function Control Register | PA1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 64 or 48 pins.                 |
| 0008 C192h | MPC           | PA2 Pin Function Control Register | PA2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C193h | MPC           | PA3 Pin Function Control Register | PA3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C194h | MPC           | PA4 Pin Function Control Register | PA4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C195h | MPC           | PA5 Pin Function Control Register | PA5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C196h | MPC           | PA6 Pin Function Control Register | PA6PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 120, 112, 100, 64 or 48 pins.  |
| 0008 C198h | MPC           | PB0 Pin Function Control Register | PB0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C199h | MPC           | PB1 Pin Function Control Register | PB1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C19Ah | MPC           | PB2 Pin Function Control Register | PB2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C19Bh | MPC           | PB3 Pin Function Control Register | PB3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C19Ch | MPC           | PB4 Pin Function Control Register | PB4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C19Dh | MPC           | PB5 Pin Function Control Register | PB5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C19Eh | MPC           | PB6 Pin Function Control Register | PB6PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             |   |
| 0008 C19Fh | MPC           | PB7 Pin Function Control Register | PB7PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 48 pins.                       |
| 0008 C1A0h | MPC           | PC0 Pin Function Control Register | PC0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A1h | MPC           | PC1 Pin Function Control Register | PC1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A2h | MPC           | PC2 Pin Function Control Register | PC2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |             | Not present in versions with 120, 112, 100, 64, or 48 pins. |



**Table 4.1 List of I/O Registers (Address Order) (27/48)**

| Address    | Module Symbol | Register Name                            | Register Symbol | Number of Bits | Access Size | Number of Access States |             | Module Name           | Remarks   |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|-----------------------|---|
|            |               |  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                       |   |
| 0008 C1A3h | MPC           | PC3 Pin Function Control Register        | PC3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC                   | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A4h | MPC           | PC4 Pin Function Control Register        | PC4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A5h | MPC           | PC5 Pin Function Control Register        | PC5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A8h | MPC           | PD0 Pin Function Control Register        | PD0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1A9h | MPC           | PD1 Pin Function Control Register        | PD1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1AAh | MPC           | PD2 Pin Function Control Register        | PD2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1ABh | MPC           | PD3 Pin Function Control Register        | PD3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       |   |
| 0008 C1ACh | MPC           | PD4 Pin Function Control Register        | PD4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       |   |
| 0008 C1ADh | MPC           | PD5 Pin Function Control Register        | PD5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       |   |
| 0008 C1AEh | MPC           | PD6 Pin Function Control Register        | PD6PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       |   |
| 0008 C1AFh | MPC           | PD7 Pin Function Control Register        | PD7PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       |   |
| 0008 C1B0h | MPC           | PE0 Pin Function Control Register        | PE0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1B1h | MPC           | PE1 Pin Function Control Register        | PE1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1B2h | MPC           | PE2 Pin Function Control Register        | PE2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       |   |
| 0008 C1B3h | MPC           | PE3 Pin Function Control Register        | PE3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1B4h | MPC           | PE4 Pin Function Control Register        | PE4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1B5h | MPC           | PE5 Pin Function Control Register        | PE5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 64 or 48 pins.                 |
| 0008 C1BAh | MPC           | PF2 Pin Function Control Register        | PF2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1B8h | MPC           | PF3 Pin Function Control Register        | PF3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C0h | MPC           | PG0 Pin Function Control Register        | PG0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C1h | MPC           | PG1 Pin Function Control Register        | PG1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C2h | MPC           | PG2 Pin Function Control Register        | PG2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C3h | MPC           | PG3 Pin Function Control Register        | PG3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C4h | MPC           | PG4 Pin Function Control Register        | PG4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C5h | MPC           | PG5 Pin Function Control Register        | PG5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 100, 64, or 48 pins.           |
| 0008 C1C6h | MPC           | PG6 Pin Function Control Register        | PG6PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 112, 100, 64, or 48 pins.      |
| 0008 C1D0h | MPC           | USB0_DPUPE Pin Function Control Register | UDPUPEPFS       | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      |                       | Not present in versions with 112, 100, 64, or 48 pins.      |
| 0008 C280h | SYSTEM        | Deep Standby Control Register            | DPSBYCR         | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   | Low Power Consumption |   |
| 0008 C282h | SYSTEM        | Deep Standby Interrupt Enable Register 0 | DPSIER0         | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |
| 0008 C284h | SYSTEM        | Deep Standby Interrupt Enable Register 2 | DPSIER2         | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |
| 0008 C286h | SYSTEM        | Deep Standby Interrupt Flag Register 0   | DPSIFR0         | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |
| 0008 C288h | SYSTEM        | Deep Standby Interrupt Flag Register 2   | DPSIFR2         | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |
| 0008 C28Ah | SYSTEM        | Deep Standby Interrupt Edge Register 0   | DPSIEGR0        | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |
| 0008 C28Ch | SYSTEM        | Deep Standby Interrupt Edge Register 2   | DPSIEGR2        | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |
| 0008 C290h | SYSTEM        | Reset Status Register 0                  | RSTSR0          | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   | Resets                |   |
| 0008 C291h | SYSTEM        | Reset Status Register 1                  | RSTSR1          | 8              | 8           | 4, 5 PCLKB              | 2, 3 ICLK   |                       |   |

**Table 4.1 List of I/O Registers (Address Order) (39/48)**

| Address    | Module Symbol | Register Name   | Register Symbol | Number of Bits | Access Size | Number of Access States |               | Module Name | Remarks |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|---------------|-------------|---------|
|            |               |   |                 |                |             | ICLK $\geq$ PCLK        | ICLK $<$ PCLK |             |         |
| 000C 21A6h | GPT1          | A/D Converter Start Request Timing Buffer Register A                                  | GTADTBRA        | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     | GPT         |         |
| 000C 21A8h | GPT1          | A/D Converter Start Request Timing Double-Buffer Register A                           | GTADTDBRA       | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21ACh | GPT1          | A/D Converter Start Request Timing Register B   | GTADTRB         | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21AEh | GPT1          | A/D Converter Start Request Timing Buffer Register B                                  | GTADTBRB        | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21B0h | GPT1          | A/D Converter Start Request Timing Double-Buffer Register B                           | GTADTDBRB       | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21B4h | GPT1          | General PWM Timer Output Negate Control Register                                      | GTONCR          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21B6h | GPT1          | General PWM Timer Dead Time Control Register  | GTDTCR          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21B8h | GPT1          | General PWM Timer Dead Time Value Register U  | GTDVU           | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21BAh | GPT1          | General PWM Timer Dead Time Value Register D  | GTDVD           | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21BCh | GPT1          | General PWM Timer Dead Time Buffer Register U   | GTDBU           | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21BEh | GPT1          | General PWM Timer Dead Time Buffer Register D   | GTDBD           | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21C0h | GPT1          | General PWM Timer Output Protection Function Status Register                          | GTSOS           | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 21C2h | GPT1          | General PWM Timer Output Protection Function Temporary Release Register               | GTSOTR          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2200h | GPT2          | General PWM Timer I/O Control Register  | GTIOR           | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2202h | GPT2          | General PWM Timer Interrupt Output Setting Register                                   | GTINTAD         | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2204h | GPT2          | General PWM Timer Control Register  | GTCR            | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2206h | GPT2          | General PWM Timer Buffer Enable Register  | GTBER           | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2208h | GPT2          | General PWM Timer Count Direction Register  | GTUDC           | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 220Ah | GPT2          | General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register | GTITC           | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 220Ch | GPT2          | General PWM Timer Status Register   | GTST            | 16             | 8, 16, 32   | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 220Eh | GPT2          | General PWM Timer Counter   | GTCNT           | 16             | 16          | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2210h | GPT2          | General PWM Timer Compare Capture Register A  | GTCCRA          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2212h | GPT2          | General PWM Timer Compare Capture Register B  | GTCCRB          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2214h | GPT2          | General PWM Timer Compare Capture Register C  | GTCCRC          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2216h | GPT2          | General PWM Timer Compare Capture Register D  | GTCCRD          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2218h | GPT2          | General PWM Timer Compare Capture Register E  | GTCCRE          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 221Ah | GPT2          | General PWM Timer Compare Capture Register F  | GTCCRF          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 221Ch | GPT2          | General PWM Timer Cycle Setting Register  | GTPR            | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 221Eh | GPT2          | General PWM Timer Cycle Setting Buffer Register                                       | GTPBR           | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2220h | GPT2          | General PWM Timer Cycle Setting Double-Buffer Register                                | GTPDBR          | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2224h | GPT2          | A/D Converter Start Request Timing Register A   | GTADTRA         | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2226h | GPT2          | A/D Converter Start Request Timing Buffer Register A                                  | GTADTBRA        | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 2228h | GPT2          | A/D Converter Start Request Timing Double-Buffer Register A                           | GTADTDBRA       | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 222Ch | GPT2          | A/D Converter Start Request Timing Register B   | GTADTRB         | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |
| 000C 222Eh | GPT2          | A/D Converter Start Request Timing Buffer Register B                                  | GTADTBRB        | 16             | 16, 32      | 2 to 5 PCLKA            | 2, 3 ICLK     |             |         |

### 5.3.3 Timing of Recovery from Low Power Consumption Modes

**Table 5.10 Timing of Recovery from Low Power Consumption Modes**

Note: Common standard values for conditions not given in the table are listed as “Condition 1” to “Condition 3” below.

Condition 1: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0


Condition 2: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC\_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

$T_a = T_{opr}$ .  $T_a$  is common to conditions 1 to 3.

| Item   |  |   | Symbol              | Min. | Typ. | Max. | Unit             | Test Conditions |
|--|--|---|---------------------|------|------|------|------------------|-----------------|
| Recovery time after cancellation of software standby mode      | Crystal resonator connected to main clock oscillator                             | Main clock oscillator operating                 | t <sub>SBYMC</sub>  | 10   | —    | —    | ms               | Figure 5.9      |
|  |  | Main clock oscillator and PLL circuit operating | t <sub>SBYPC</sub>  | 10   | —    | —    | ms               |                 |
|  | External clock input to main clock oscillator                                    | Main clock oscillator operating                 | t <sub>SBYEX</sub>  | 1    | —    | —    | ms               |                 |
|  |  | Main clock oscillator and PLL circuit operating | t <sub>SBYPE</sub>  | 1    | —    | —    | ms               |                 |
|  | Low-speed clock oscillator or IWDT-specific low-speed clock oscillator operating |   | t <sub>SBYLO</sub>  | —    | —    | 800  | μs               |                 |
| Recovery time after cancellation of deep software standby mode |  |   | t <sub>DSBY</sub>   | —    | —    | 1    | ms               | Figure 5.10     |
| Wait time after cancellation of deep software standby mode     |  |   | t <sub>DSBYWT</sub> | 45   | —    | 46   | t <sub>cyc</sub> |                 |

Note: • The wait time varies depending on the state in which each oscillator was when the WAIT instruction was executed. The recovery time when multiple oscillators are operating is the same period as that when the oscillator, which takes the longest time for recovery among the operating oscillators, is operating alone.



**Figure 5.9 Software Standby Mode Cancellation Timing**

## 5.3.5 Bus Timing

**Table 5.12 Bus Timing (1)**

Condition: VCC = PLLVCC = VCC\_USB = AVCC0 = AVCC = 3.0 to 3.6 V,

VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V

VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

 $T_a = T_{opr}$ Output load conditions:  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $I_{OH} = -1.0$  mA,  $I_{OL} = 1.0$  mA,  $C = 30$  pF

| Item                    | Symbol    | Min. | Max. | Unit | Test Conditions               |
|-------------------------|-----------|------|------|------|-------------------------------|
| Address delay time      | $t_{AD}$  | —    | 30   | ns   | Figure 5.13 to<br>Figure 5.16 |
| Byte control delay time | $t_{BCD}$ | —    | 30   | ns   |                               |
| CS# delay time          | $t_{CSD}$ | —    | 30   | ns   |                               |
| RD# delay time          | $t_{RSD}$ | —    | 30   | ns   |                               |
| Read data setup time    | $t_{RDS}$ | 20   | —    | ns   |                               |
| Read data hold time     | $t_{RDH}$ | 0    | —    | ns   |                               |
| WR# delay time          | $t_{WRD}$ | —    | 30   | ns   |                               |
| Write data delay time   | $t_{WDD}$ | —    | 35   | ns   |                               |
| Write data hold time    | $t_{WDH}$ | 0    | —    | ns   |                               |
| WAIT# setup time        | $t_{WTS}$ | 20   | —    | ns   | Figure 5.17                   |
| WAIT# hold time         | $t_{WTH}$ | 0    | —    | ns   |                               |

**Table 5.13 Bus Timing (2)**

Condition: VCC = PLLVCC = AVCC0 = AVCC = 4.0 to 5.5 V, VCC\_USB = 3.0 to 3.6 V,

VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V

VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

 $T_a = T_{opr}$ Output load conditions:  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $I_{OH} = -1.0$  mA,  $I_{OL} = 1.0$  mA,  $C = 30$  pF

| Item                    | Symbol    | Min. | Max. | Unit | Test Conditions               |
|-------------------------|-----------|------|------|------|-------------------------------|
| Address delay time      | $t_{AD}$  | —    | 15   | ns   | Figure 5.13 to<br>Figure 5.16 |
| Byte control delay time | $t_{BCD}$ | —    | 15   | ns   |                               |
| CS# delay time          | $t_{CSD}$ | —    | 15   | ns   |                               |
| RD# delay time          | $t_{RSD}$ | —    | 15   | ns   |                               |
| Read data setup time    | $t_{RDS}$ | 15   | —    | ns   |                               |
| Read data hold time     | $t_{RDH}$ | 0    | —    | ns   |                               |
| WR# delay time          | $t_{WRD}$ | —    | 15   | ns   |                               |
| Write data delay time   | $t_{WDD}$ | —    | 15   | ns   |                               |
| Write data hold time    | $t_{WDH}$ | 0    | —    | ns   |                               |
| WAIT# setup time        | $t_{WTS}$ | 15   | —    | ns   | Figure 5.17                   |
| WAIT# hold time         | $t_{WTH}$ | 0    | —    | ns   |                               |

## 5.3.6 Timing of On-Chip Peripheral Modules

**Table 5.16 Timing of On-Chip Peripheral Modules (1)**

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

Condition 1: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC\_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V

AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

T<sub>a</sub> = T<sub>opr</sub>. T<sub>a</sub> is common to conditions 1 to 3.

| Item      |                                    |                     | Symbol                                     | Min. | Max. | Unit*1             | Test Conditions   |
|-----------|------------------------------------|---------------------|--|------|------|--------------------|---|
| I/O ports | Input data pulse width             |                     | t <sub>PRW</sub>                           | 1.5  | —    | t <sub>Pcyc</sub>  | Figure 5.22   |
| MTU3      | Input capture input pulse width    | Single-edge setting | t <sub>TICW</sub>                          | 3    | —    | t <sub>PAcyc</sub> | Figure 5.23   |
|           |                                    | Both-edge setting   |  | 5    | —    |                    |   |
|           | Input capture input fall time      |                     | t <sub>TICTF</sub>                         | —    | 0.1  | μs/V               | When Input capture at rising edge, or Input capture at both edges is selected.  |
|           | Timer clock pulse width            | Single-edge setting | t <sub>TCKWH</sub> ,<br>t <sub>TCKWL</sub> | 3    | —    | t <sub>PAcyc</sub> | Figure 5.25   |
|           |                                    | Both-edge setting   |  | 5    | —    |                    |   |
|           |                                    | Phase counting mode |  | 5    | —    |                    |   |
|           | Timer clock input fall time        |                     | t <sub>TCKTF</sub>                         | —    | 0.1  | μs/V               |   |
| POE3      | POE# input pulse width             |                     | t <sub>POEW</sub>                          | 1.5  | —    | t <sub>Pcyc</sub>  | Figure 5.28   |
| GPT       | Input capture input pulse width    | Single-edge setting | t <sub>GTICW</sub>                         | 3    | —    | t <sub>PAcyc</sub> | Figure 5.26   |
|           |                                    | Both-edge setting   |  | 5    | —    |                    |   |
|           | Input capture input fall time      |                     | t <sub>GTICTF</sub>                        | —    | 0.1  | μs/V               | When Input capture at rising edge, or Input capture at both edges is selected. When Count operation is started at rising edge, or Count operation is started at both edges is selected. When Count operation is stopped at rising edge, or Count operation is stopped at both edges is selected. When Counter is cleared at rising edge, or Counter is cleared at both edges is selected. |
|           | External trigger input pulse width | Single-edge setting | t <sub>OTETW</sub>                         | 3    | —    | t <sub>PAcyc</sub> | Figure 5.27   |
|           |                                    | Both-edge setting   |  | 5    | —    |                    |   |
|           | External trigger input fall time   |                     | t <sub>GTETRGTF</sub>                      | —    | 0.1  | μs/V               | When Count operation is started at rising edge, or Count operation is started at both edges is selected. When Count operation is stopped at rising edge, or Count operation is stopped at both edges is selected. When Counter is cleared at rising edge, or Counter is cleared at both edges is selected.  |

**Table 5.16 Timing of On-Chip Peripheral Modules (4)**

Note: Common standard values for conditions not given in the table are listed as “Condition 1” to “Condition 3” below.

Condition 1: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC\_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

T<sub>a</sub> = T<sub>opr</sub>. T<sub>a</sub> is common to conditions 1 to 3.

| Item       |                                 | Symbol                                  | Min. | Max.  | Unit*1             | Test Conditions                              |
|------------|---------------------------------|---|------|-------|--------------------|--|
| Simple SPI | SCK clock cycle output (master) | t <sub>SPcyc</sub>                      | 4    | 65536 | t <sub>Pcyc</sub>  | C = 30 pF,<br>Figure 5.30                    |
|            | SCK clock cycle input (slave)   |   | 8    | 65536 |                    |  |
|            | SCK clock high pulse width      | t <sub>SPCKWH</sub>                     | 0.4  | 0.6   | t <sub>SPcyc</sub> |  |
|            | SCK clock low pulse width       | t <sub>SPCKWL</sub>                     | 0.4  | 0.6   | t <sub>SPcyc</sub> |  |
|            | SCK clock rise/fall time        | t <sub>SPCKR</sub> , t <sub>SPCKF</sub> | —    | 20    | ns                 |  |
|            | Data input setup time           | t <sub>SU</sub>                         | 40   | —     | ns                 | C = 30 pF,<br>Figure 5.31 to<br>Figure 5.38  |
|            | Data input hold time            | t <sub>H</sub>                          | 40   | —     | ns                 |  |
|            | SS input setup time             | t <sub>LEAD</sub>                       | 6    | —     | t <sub>Pcyc</sub>  |  |
|            | SS input hold time              | t <sub>LAG</sub>                        | 6    | —     | t <sub>Pcyc</sub>  |  |
|            | Data output delay time          | t <sub>OD</sub>                         | —    | 40    | ns                 |  |
|            | Data output hold time           | t <sub>OH</sub>                         | −10  | —     | ns                 |  |
|            | Data rise/fall time             | t <sub>DR</sub> , t <sub>DF</sub>       | —    | 20    | ns                 |  |
|            | SS input rise/fall time         | t <sub>SSLr</sub> , t <sub>SSLf</sub>   | —    | 20    | ns                 |  |
|            | Slave access time               | t <sub>SA</sub>                         | —    | 5     | t <sub>Pcyc</sub>  | C = 30 pF,<br>Figure 5.37 and<br>Figure 5.38 |
|            | Slave output release time       | t <sub>REL</sub>                        | —    | 5     | t <sub>Pcyc</sub>  |  |

Note 1. t<sub>Pcyc</sub>: PCLK cycle




Figure 5.25 POE3# Input Timing




Figure 5.26 SCK Clock Input Timing




Figure 5.27 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.28 AD Converter External Trigger Input Timing

## 5.7 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

**Table 5.26 Power-on Reset Circuit and Voltage Detection Circuit Characteristics (1)**

Note: Common standard values for conditions not given in the table are listed as “Condition 1” and “Condition 2” below.

Condition 1: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC\_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS\_USB = AVSS0 = AVSS = VREFL0 = 0 V  
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

T<sub>a</sub> = T<sub>opr</sub> T<sub>a</sub> is common to conditions 1 and 2.


| Item  |                                    | Symbol              | Min. | Typ. | Max. | Unit | Test Conditions             |
|---|------------------------------------|---------------------|------|------|------|------|-----------------------------|
| Voltage detection level                                 | Power-on reset (POR)               | V <sub>POR</sub>    | 2.46 | 2.58 | 2.7  | V    | Figure 5.41                 |
|   | Voltage detection circuit (LVD0)   | V <sub>DET0</sub>   | 2.7  | 2.82 | 2.94 |      | Figure 5.42                 |
|   | Voltage detection circuit (LVD1)*1 | V <sub>DET1_8</sub> | 2.75 | 2.90 | 3.05 |      | Figure 5.43                 |
|   |                                    | V <sub>DET1_9</sub> | 2.70 | 2.85 | 3.00 |      |                             |
|   |                                    | V <sub>DET1_A</sub> | 2.73 | 2.88 | 3.03 |      |                             |
|   | Voltage detection circuit (LVD2)*2 | V <sub>DET2_8</sub> | 2.75 | 2.9  | 3.05 |      | Figure 5.44                 |
|   |                                    | V <sub>DET2_9</sub> | 2.70 | 2.85 | 3.00 |      |                             |
|   |                                    | V <sub>DET2_A</sub> | 2.73 | 2.88 | 3.03 |      |                             |
|   |                                    |                     |      |      |      |      |                             |
| Internal reset time                                     | Power-on reset (POR)               | t <sub>POR</sub>    |      | 9.7  |      | ms   | Figure 5.41                 |
|   | Voltage detection circuit (LVD0)   | t <sub>LVD0</sub>   |      | 9.7  |      |      | Figure 5.42                 |
|   | Voltage detection circuit (LVD1)   | t <sub>LVD1</sub>   |      | 0.9  |      |      | Figure 5.43                 |
|   | Voltage detection circuit (LVD2)   | t <sub>LVD2</sub>   |      | 0.9  |      |      | Figure 5.44                 |
| Minimum VCC down time*3                                 |                                    | t <sub>VOFF</sub>   | 200  | —    | —    | μs   | Figure 5.41 and Figure 5.42 |
| Response delay time                                     |                                    | t <sub>DET</sub>    |      |      | 200  | μs   |                             |
| LVD operation stabilization time (after LVD is enabled) |                                    | T <sub>d(E-A)</sub> |      |      | 3    | μs   | Figure 5.41 to Figure 5.44  |
| Hysteresis width (LVD1 and LVD2)                        |                                    | V <sub>LVH</sub>    |      | 80   |      | mV   |                             |

Note 1. # in symbol V<sub>DET1\_#</sub> indicates the value of the LVDLVLR.LVD1LVL[3:0] bits.


Note 2. # in symbol V<sub>DET2\_#</sub> indicates the value of the LVDLVLR.LVD2LVL[3:0] bits.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V<sub>POR</sub>, V<sub>DET1</sub>, and V<sub>DET2</sub> for the POR/ LVD.






**Figure 5.44** Flash Memory Program/Erase Suspend Timing



**Figure 6.22 RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CKPH = 0)**



**Figure 6.23 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)**




Figure B 120-Pin LQFP (PLQP0120KA-A)

## Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date         | Description   |  | Classification                    |
|------|--------------|---|--|-----------------------------------|
|      |              | Page  | Summary  |                                   |
| 2.20 | Mar 31, 2016 | 1. Overview   |  |                                   |
|      |              | 2 to 8  | Table 1.1 Outline of Specifications, Note 1 changed  | TN-RX*-A086A/E                    |
|      |              | 10 to 13  | Table 1.3 List of Products, changed  | TN-RX*-A086A/E                    |
|      |              | 16  | Table 1.4 Pin Functions, changed   |                                   |
|      |              | 27 to 30  | Table 1.5 List of Pins and Pin Functions (144-Pin LQFP), changed   |                                   |
|      |              | 30  | Table 1.5 List of Pins and Pin Functions (144-Pin LQFP), Note 1 added  |                                   |
|      |              | 31 to 34  | Table 1.6 List of Pins and Pin Functions (120-Pin LQFP), changed   |                                   |
|      |              | 35 to 38  | Table 1.7 List of Pins and Pin Functions (112-Pin LQFP), changed   |                                   |
|      |              | 38  | Table 1.7 List of Pins and Pin Functions (112-Pin LQFP), Note 1 added  |                                   |
|      |              | 4. I/O Registers  |  |                                   |
|      |              | 54  | (4) Notes on Sleep Mode and Mode Transition, added   | TN-RX*-A140A/E                    |
|      |              | 55 to 102   | Table 4.1 List of I/O Registers (Address Order), changed   | TN-RX*-A086A/E,<br>TN-RX*-A140A/E |
|      |              | 5. Electrical Characteristics [144-, 120-, 112- and 100-Pin Versions] |  |                                   |
|      |              | 103   | Table 5.1 Absolute Maximum Ratings, changed  | TN-RX*-A086A/E                    |
|      |              | 106   | Table 5.4 DC Characteristics (3), changed  |                                   |
|      |              | 107   | Table 5.5 Permissible Output Currents, changed   |                                   |
|      |              | 108   | Table 5.6 Permissible Power Consumption (G version product only), title changed, notes added   | TN-RX*-A086A/E                    |
|      |              | 111   | Table 5.9 Clock Timing, changed  | TN-RX*-A097A/E                    |
|      |              | 112   | Figure 5.6 LOCO, IWDTCCLK Clock Oscillation Start Timing, title changed  | TN-RX*-A097A/E                    |
|      |              | 112   | Figure 5.6 LOCO, IWDTCCLK Clock Oscillation Start Timing, changed  | TN-RX*-A097A/E                    |
|      |              | 124   | Table 5.16 Timing of On-Chip Peripheral Modules (1), changed   | TN-RX*-A121A/E                    |
|      |              | 125   | Table 5.16 Timing of On-Chip Peripheral Modules (2), changed   | TN-RX*-A121A/E                    |
|      |              | 126   | Table 5.16 Timing of On-Chip Peripheral Modules (3), changed   | TN-RX*-A121A/E                    |
|      |              | 127   | Table 5.16 Timing of On-Chip Peripheral Modules (4), changed   |                                   |
|      |              | 129   | Table 5.17 Timing of the PWM Delay Generation Circuit  | TN-RX*-A086A/E                    |
|      |              | 132   | Figure 5.30 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Division Ratio Set to a Value Other Than 1/2) and Simple SPI Timing (Master, CKPH = 1), title and figure changed |                                   |
|      |              | 133   | Figure 5.32 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Division Ratio Set to a Value Other Than 1/2) and Simple SPI Timing (Master, CKPH = 0), title changed            |                                   |
|      |              | 134   | Figure 5.34 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1), title changed   |                                   |
|      |              | 135   | Figure 5.35 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0), title changed   |                                   |
|      |              | 136   | Table 5.18 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics), Condition 1, 2 changed  | TN-RX*-A086A/E                    |
|      |              | 143   | Table 5.26 Power-on Reset Circuit and Voltage Detection Circuit Characteristics (1), changed   |                                   |
|      |              | 6. Electrical Characteristics [64- and 48-Pin Versions]               |  |                                   |
|      |              | 150   | Table 6.1 Absolute Maximum Ratings, changed  | TN-RX*-A086A/E                    |
|      |              | 153   | Table 6.5 Permissible Power Consumption (G version product only), title changed, note added  | TN-RX*-A086A/E                    |
|      |              | 154   | Table 6.7 Clock Timing, changed  | TN-RX*-A097A/E                    |
|      |              | 155   | Figure 6.3 LOCO, IWDTCCLK Clock Oscillation Start Timing, title changed  | TN-RX*-A097A/E                    |
|      |              | 155   | Figure 6.3 LOCO, IWDTCCLK Clock Oscillation Start Timing, changed  | TN-RX*-A097A/E                    |
|      |              | 161   | Table 6.12 Timing of On-Chip Peripheral Modules (2), changed   |                                   |
|      |              | 170   | Table 6.18 Power-on Reset Circuit and Voltage Detection Circuit Characteristics, changed   |                                   |

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.  
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.  
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.  
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



### SALES OFFICES

### Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com>" for the latest and detailed information.

#### **Renesas Electronics America Inc.**

2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.  
Tel: +1-408-588-6000, Fax: +1-408-588-6130

#### **Renesas Electronics Canada Limited**

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3  
Tel: +1-905-237-2004

#### **Renesas Electronics Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K  
Tel: +44-1628-585-100, Fax: +44-1628-585-900

#### **Renesas Electronics Europe GmbH**

Arcadiastrasse 10, 40472 Düsseldorf, Germany  
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

#### **Renesas Electronics (China) Co., Ltd.**

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China  
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

#### **Renesas Electronics (Shanghai) Co., Ltd.**

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333  
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

#### **Renesas Electronics Hong Kong Limited**

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong  
Tel: +852-2265-6688, Fax: +852 2886-9022

#### **Renesas Electronics Taiwan Co., Ltd.**

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan  
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

#### **Renesas Electronics Singapore Pte. Ltd.**

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949  
Tel: +65-6213-0200, Fax: +65-6213-0300

#### **Renesas Electronics Malaysia Sdn.Bhd.**

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

#### **Renesas Electronics India Pvt. Ltd.**

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India  
Tel: +91-80-67208700, Fax: +91-80-67208777

#### **Renesas Electronics Korea Co., Ltd.**

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea  
Tel: +82-2-558-3737, Fax: +82-2-558-5141