

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	EBI/EMI, I ² C, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	72
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 12x10b, 8x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f563tbddfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Classification	Module/Function	Description						
I/O ports	General I/O ports	 144-pin LQFP I/O pins: 81 Input pins: 29 Open-drain outputs: 27 120-pin LQFP I/O pins: 72 Input pin: 21 Open-drain outputs: 26 112-pin LQFP I/O pins: 69 Input pins: 21 Open-drain outputs: 20 100-pin LQFP I/O pins: 57 Input pins: 21 Open-drain outputs: 16 64-pin LQFP I/O pins: 39 Input pins: 9 Open-drain outputs: 10 5-V tolerance: 39 48-pin LQFP I/O pins: 7 Open-drain outputs: 10 5-V tolerance: 39 A8-pin LQFP I/O pins: 7 Open-drain outputs: 8 						
Timers	Multi-function timer pulse unit 3 (MTU3)	 5-V tolerance: 25 (16 bits × 8 channels) Maximum of 16 pulse-input/output and 3 pulse-input possible Select eight clocks from among ten count clocks (PCLKA/1, PCLKA/4, PCLKA/16, PCLKA/64, PCLKA/256, PCLKA/1024, MTCLKA, MTCLKB, MTCLKC, and MTCLKD) for each channel (seven clocks for channel 1, four clocks for channel 5, and six clocks for channel 6 or 7) 24 output compare/input capture registers Counter-clearing operation (simultaneous clearing on compare match or input capture simultaneous writing to multiple timer counters (TCNT) Simultaneous input and output to registers in synchronization with counter operations Buffer operation specifiable Capable of cascade-connected operation Interrupts: 38 sources Automatic transfer of register data Pulse output modes Topple, PWM, complementary PWM, and reset-synchronous PWM modes Complementary PWM output mode Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffering Reset-synchronous PWM mode Three PWM waveforms and corresponding inverse waveforms are output with the desired duty cycles. Phase-counting mode Counter functionality for dead-time compensation Generation of triggers for A/D converters Differential timing for initiation of A/D conversion 						
	Port output enable 3 (POE3)	 Control of the high-impedance state of the MTU3 and GPT's waveform output pins Six pins for input from signal sources: POE0, POE4, POE8, POE10, POE11, and POE12 Initiation on detection of short-circuited outputs (detection of PWM outputs having simultaneously become an active level.) Initiation by comparator-detection, oscillation-stoppage detection, or software Software control of the states of pins for output control can also be added. 						

Table 1.1Outline of Specifications (3/7)



Pin Number	Power Supply Clock			Timer	Comn	nunications		
64-Pin LQFP	System Control	I/O Port	POE3	(MTU3, GPT, CAC)	(SClc, SCld)	(RSPI, RIIC)	Interrupt	S12ADB
27		PA3		MTIOC2A		SSLA0		
28		PA2		MTIOC2B		SSLA1		
29		P94			TXD1 SMOSI1 SSDA1			
30		P93			RXD1 SMISO1 SSCL1		IRQ1	
31		P92			SCK1			
32		P91			CTS1# RTS1# SS1#			
33		P76		MTIOC4D GTIOC2B MTIOC7D				
34		P75		MTIOC4C GTIOC1B MTIOC7C				
35		P74		MTIOC3D GTIOC0B MTIOC6D				
36		P73		MTIOC4B GTIOC2A MTIOC7B				
37		P72		MTIOC4A GTIOC1A MTIOC7A				
38		P71		MTIOC3B GTIOC0A MTIOC6B				
39		P70	POE0#		CTS1# RTS1# SS1#		IRQ5-DS	
40		P33		MTIOC3A MTIOC6A		SSLA3		
41		P32		MTIOC3C MTIOC6C		SSLA2		
42	VCC							
43		P31		MTIOC0A		SSLA1		
44	VSS							
45		P30		MTIOC0B MTCLKD	TXD0 SMOSI0 SSDA0	SSLA0		
46		P24		MTIC5U MTCLKC	RXD0 SMISO0 SSCL0	RSPCKA		
47		P23		MTIC5V MTCLKB CACREF	SCK0	MOSIA		
48		P22		MTIC5W MTCLKA	CTS0# RTS0# SS0#	MISOA		
49		P47						AN007 CVREF

 Table 1.9
 List of Pins and Pin Functions (64-Pin LQFP) (2/3)



• Longword-size I/O registers

MOV.L #SFR_ADDR, R1 MOV.L #SFR_DATA, [R1] CMP [R1].L, R1 ;; Next process

If multiple registers are written to and a subsequent instruction should be executed after the write operations are entirely completed, only read the I/O register that was last written to and execute the operation using the value; it is not necessary to read or execute operation for all the registers that were written to.

(3) Number of Access Cycles to I/O Registers

For the number of I/O register access cycles, refer to Table 4.1, List of I/O Registers (Address Order). The number of access cycles to I/O registers is obtained by following equation.*¹

Number of access cycles to I/O registers = Number of bus cycles for internal main bus 1 + Number of divided clock synchronization cycles + Number of bus cycles for internal peripheral bus 1 to 6

The number of bus cycles of internal peripheral bus 1 to 6 differs according to the register to be accessed. When peripheral functions connected to internal peripheral bus 2 to 6 are accessed, the number of divided clock synchronization cycles is added.

The number of divided clock synchronization cycles differs depending on the frequency ratio between ICLK and PCLK (or FCLK, BCLK) or bus access timing.

In the peripheral function unit, when the frequency ratio of ICLK is equal to or greater than that of PCLK (or FCLK), the sum of the number of bus cycles for internal main bus 1 and the number of the divided clock synchronization cycles will be one cycle of PCLK (or FCLK) at a maximum. Therefore, one PCLK (or FCLK) has been added to the number of access states shown in Table 4.1.

When the frequency ratio of ICLK is lower than that of PCLK (or FCLK), the subsequent bus access is started from the ICLK cycle following the completion of the access to the peripheral functions. Therefore, the access cycles are described on an ICLK basis.

In the external bus control unit, the sum of the number of bus cycles for internal main bus 1 and the number of divided clock synchronization cycles will be one cycle of BCLK at a maximum. Therefore, one BCLK is added to the number of access cycles shown in Table 4.1.

Note 1. This applies to the number of cycles when the access from the CPU does not conflict with the instruction fetching to the external memory or bus access from the different bus master (DMAC or DTC).

(4) Note on Sleep Mode and Mode Transition

During sleep mode or a mode transition, do not write to the system control related registers (indicated by 'SYSTEM' in the Module Symbol column in Table 4.1, List of I/O Registers (Address Order)).



	Module		Register	Number	Access	Number of Access States	Module	
Address	Symbol	Register Name	Symbol	of Bits	Size	$\textbf{ICLK} \geq \textbf{PCLK} \qquad \textbf{ICLK} < \textbf{PCLK}$	Name	Remarks
0008 7010h	ICU	Interrupt Request Register 016	IR016	8	8	2 ICLK	ICUb	
0008 7015h	ICU	Interrupt Request Register 021	IR021	8	8	2 ICLK		
0008 7017h	ICU	Interrupt Request Register 023	IR023	8	8	2 ICLK		
0008 701Bh	ICU	Interrupt Request Register 027	IR027	8	8	2 ICLK		
0008 701Ch	ICU	Interrupt Request Register 028	IR028	8	8	2 ICLK		
0008 701Dh	ICU	Interrupt Request Register 029	IR029	8	8	2 ICLK		
0008 701Eh	ICU	Interrupt Request Register 030	IR030	8	8	2 ICLK		
0008 701Fh	ICU	Interrupt Request Register 031	IR031	8	8	2 ICLK		
0008 7021h	ICU	Interrupt Request Register 033	IR033	8	8	2 ICLK		Not present in version with 112, 100, 64 or 4 pins.
0008 7022h	ICU	Interrupt Request Register 034	IR034	8	8	2 ICLK		Not present in versior with 112, 100, 64 or 4 pins.
0008 7023h	ICU	Interrupt Request Register 035	IR035	8	8	2 ICLK	-	Not present in version with 112, 100, 64 or 4 pins.
0008 7024h	ICU	Interrupt Request Register 036	IR036	8	8	2 ICLK	1	
0008 7025h	ICU	Interrupt Request Register 037	IR037	8	8	2 ICLK	1	
0008 7026h	ICU	Interrupt Request Register 038	IR038	8	8	2 ICLK		
0008 7027h	ICU	Interrupt Request Register 039	IR039	8	8	2 ICLK		
0008 7028h	ICU	Interrupt Request Register 040	IR040	8	8	2 ICLK		
0008 7029h	ICU	Interrupt Request Register 041	IR041	8	8	2 ICLK		
0008 702Ah	ICU	Interrupt Request Register 042	IR042	8	8	2 ICLK	-	Not present in version with 64 or 48 pins.
0008 702Bh	ICU	Interrupt Request Register 043	IR043	8	8	2 ICLK		Not present in versio with 64 or 48 pins.
0008 702Ch	ICU	Interrupt Request Register 044	IR044	8	8	2 ICLK	-	Not present in version with 64 or 48 pins.
0008 702Dh	ICU	Interrupt Request Register 045	IR045	8	8	2 ICLK		Not present in version with 64 or 48 pins.
0008 702Eh		Interrupt Request Register 046	IR046 IR047	8	8	2 ICLK	-	Not present in version with 64 or 48 pins.
0008 702FN		Interrupt Request Register 047	IR047	8	8	2 ICLK	-	with 64 or 48 pins.
0008 7030h		Interrupt Request Register 049	IR049	8	8	2 ICLK	-	with 64 or 48 pins.
	ICU	Interrupt Request Register 050	IR050	8	8	2 ICLK		with 64 or 48 pins.
0008 7033h	ICU	Interrupt Request Register 051	IR051	8	8	2 ICLK	-	with 64 or 48 pins. Not present in versior
0008 7034h	ICU	Interrupt Request Register 052	IR052	8	8	2 ICLK	-	with 64 or 48 pins. Not present in version
0008 7035h	ICU	Interrupt Request Register 053	IR053	8	8	2 ICLK	-	with 64 or 48 pins. Not present in version
0008 7036h	ICU	Interrupt Request Register 054	IR054	8	8	2 ICLK		with 64 or 48 pins. Not present in version with 64 or 48 pins.
0008 7037h	ICU	Interrupt Request Register 055	IR055	8	8	2 ICLK	-	Not present in version with 64 or 48 pins.
0008 7038h	ICU	Interrupt Request Register 056	IR056	8	8	2 ICLK	-	Not present in version with 64 or 48 pins.
0008 7039h	ICU	Interrupt Request Register 057	IR057	8	8	2 ICLK	1	
0008 703Ah	ICU	Interrupt Request Register 058	IR058	8	8	2 ICLK	-	Not present in version with 64 or 48 pins.
0008 703Bh	ICU	Interrupt Request Register 059	IR059	8	8	2 ICLK		Not present in version with 64 or 48 pins.
0008 703Ch	ICU	Interrupt Request Register 060	IR060	8	8	2 ICLK		Not present in version with 64 or 48 pins.
0008 703Dh	ICU	Interrupt Request Register 061	IR061	8	8	2 ICLK		Not present in versio with 64 or 48 pins.

Table 4.1 List of I/O Registers (Address Order) (4/48)



Module			Register	Number	Access	Number of Access States	Module	
Address	Symbol	Register Name	Symbol	of Bits	Size	$\textbf{ICLK} \geq \textbf{PCLK} \qquad \textbf{ICLK} < \textbf{PCLK}$	Name	Remarks
0008 7206h	ICU	Interrupt Request Enable Register 06	IER06	8	8	2 ICLK	ICUb	Not present in version with 64 or 48 pins.
0008 7207h	ICU	Interrupt Request Enable Register 07	IER07	8	8	2 ICLK		
008 7208h	ICU	Interrupt Request Enable Register 08	IER08	8	8	2 ICLK		
0008 720Bh	ICU	Interrupt Request Enable Register 0B	IER0B	8	8	2 ICLK		Not present in version with 112, 100, 64 or 4 pins.
0008 720Ch	ICU	Interrupt Request Enable Register 0C	IER0C	8	8	2 ICLK		
0008 720Dh	ICU	Interrupt Request Enable Register 0D	IER0D	8	8	2 ICLK		Not present in version with 64 or 48 pins.
008 720Eh	ICU	Interrupt Request Enable Register 0E	IER0E	8	8	2 ICLK		
0008 720Fh	ICU	Interrupt Request Enable Register 0F	IER0F	8	8	2 ICLK		
0008 7210h	ICU	Interrupt Request Enable Register 10	IER10	8	8	2 ICLK		
0008 7211h	ICU	Interrupt Request Enable Register 11	IER11	8	8	2 ICLK		
0008 7212h	ICU	Interrupt Request Enable Register 12	IER12	8	8	2 ICLK		
0008 7213h	ICU	Interrupt Request Enable Register 13	IER13	8	8	2 ICLK		
0008 7214h	ICU	Interrupt Request Enable Register 14	IER14	8	8	2 ICLK		
008 7215h	ICU	Interrupt Request Enable Register 15	IER15	8	8	2 ICLK		
0008 7216h	ICU	Interrupt Request Enable Register 16	IER16	8	8	2 ICLK		Not present in version with 64 or 48 pins.
0008 7217h	ICU	Interrupt Request Enable Register 17	IER17	8	8	2 ICLK		Not present in versior with 64 or 48 pins.
008 7218h	ICU	Interrupt Request Enable Register 18	IER18	8	8	2 ICLK		
008 7219h	ICU	Interrupt Request Enable Register 19	IER19	8	8	2 ICLK		
008 721Ah	ICU	Interrupt Request Enable Register 1A	IER1A	8	8	2 ICLK		
008 721Bh	ICU	Interrupt Request Enable Register 1B	IER1B	8	8	2 ICLK		
0008 721Ch	ICU	Interrupt Request Enable Register 1C	IER1C	8	8	2 ICLK		
0008 721Dh	ICU	Interrupt Request Enable Register 1D	IER1D	8	8	2 ICLK		
008 721Eh	ICU	Interrupt Request Enable Register 1E	IER1E	8	8	2 ICLK		
0008 721Fh	ICU	Interrupt Request Enable Register 1F	IER1F	8	8	2 ICLK		
0008 72E0h	ICU	Software Interrupt Activation Register	SWINTR	8	8	2 ICLK		
0008 72F0h	ICU	Fast Interrupt Set Register	FIR	16	16	2 ICLK		
0008 7300h	ICU	Interrupt Source Priority Register 000	IPR000	8	8	2 ICLK		
008 7301h	ICU	Interrupt Source Priority Register 001	IPR001	8	8	2 ICLK		
0008 7302h	ICU	Interrupt Source Priority Register 002	IPR002	8	8	2 ICLK		
0008 7303h	ICU	Interrupt Source Priority Register 003	IPR003	8	8	2 ICLK		
0008 7304h	ICU	Interrupt Source Priority Register 004	IPR004	8	8	2 ICLK		
0008 7305h	ICU	Interrupt Source Priority Register 005	IPR005	8	8	2 ICLK		
0008 7306h	ICU	Interrupt Source Priority Register 006	IPR006	8	8	2 ICLK		
0008 7307h	ICU	Interrupt Source Priority Register 007	IPR007	8	8	2 ICLK		
0008 7321h	ICU	Interrupt Source Priority Register 033	IPR033	8	8	2 ICLK		Not present in versior with 112, 100, 64 or 4 pins.
0008 7322h	ICU	Interrupt Source Priority Register 034	IPR034	8	8	2 ICLK	1	Not present in versior with 112, 100, 64 or 4 pins.
0008 7323h	ICU	Interrupt Source Priority Register 035	IPR035	8	8	2 ICLK	1	Not present in version with 112, 100, 64 or 4 pins.
008 7324h	ICU	Interrupt Source Priority Register 036	IPR036	8	8	2 ICLK	1	
0008 7327h	ICU	Interrupt Source Priority Register 039	IPR039	8	8	2 ICLK	1	
0008 7328h	ICU	Interrupt Source Priority Register 040	IPR040	8	8	2 ICLK	1	
008 7329h	ICU	Interrupt Source Priority Register 041	IPR041	8	8	2 ICLK	1	
0008 732Ah	ICU	Interrupt Source Priority Register 042	IPR042	8	8	2 ICLK	1	Not present in versior with 64 or 48 pins.
	1	i de la constancia de la c	1	1	1	1	1	

Table 4.1 List of I/O Registers (Address Order) (11/48)



	Module		Register	Number	Access	Number of A	ccess States	Module	
Address	Symbol	Register Name	Symbol	of Bits	Size	$\textbf{ICLK} \geq \textbf{PCLK}$	ICLK < PCLK	Name	Remarks
000A 006Ch	USB0	Pipe Maximum Packet Size Register	PIPEMAXP	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1	USBa	Not present in versions with 112, 100, 64, or 48 pins.
000A 006Eh	USB0	Pipe Cycle Control Register	PIPEPERI	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 0070h	USB0	PIPE1 Control Register	PIPE1CTR	16	16	9 PCLKB or more the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.	
000A 0072h	USB0	PIPE2 Control Register	PIPE2CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 0074h	USB0	PIPE3 Control Register	PIPE3CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 0076h	USB0	PIPE4 Control Register	PIPE4CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 0078h	USB0	PIPE5 Control Register	PIPE5CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 007Ah	USB0	PIPE6 Control Register PIPE7 Control Register	PIPE6CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 007Ch	USB0	PIPE7 Control Register	PIPE7CTR	16	16	9 PCLKB or more the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1			Not present in versions with 112, 100, 64, or 48 pins.
000A 007Eh	USB0	PIPE8 Control Register	PIPE8CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 0080h	USB0	PIPE9 Control Register	PIPE9CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.
000A 0090h	USB0	PIPE1 Transaction Counter Enable Register	PIPE1TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*1		Not present in versions with 112, 100, 64, or 48 pins.

Table 4.1 List of I/O Registers (Address Order) (32/48)



	Module		Register	Number	Access	Number of A	Access States	Module	
Address	Symbol	Register Name	Symbol	of Bits	Size	$\textbf{ICLK} \geq \textbf{PCLK}$	ICLK < PCLK	Name	Remarks
00C 2230h	GPT2	A/D Converter Start Request Timing Double- Buffer Register B	GTADTDBRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK	GPT	
00C 2234h	GPT2	General PWM Timer Output Negate Control Register	GTONCR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 2236h	GPT2	General PWM Timer Dead Time Control Register	GTDTCR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 2238h	GPT2	General PWM Timer Dead Time Value Register U	GTDVU	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 223Ah	GPT2	General PWM Timer Dead Time Value Register D	GTDVD	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 223Ch	GPT2	General PWM Timer Dead Time Buffer Register U	GTDBU	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 223Eh	GPT2	General PWM Timer Dead Time Buffer Register D	GTDBD	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2240h	GPT2	General PWM Timer Output Protection Function Status Register	GTSOS	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2242h	GPT2	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2280h	GPT3	General PWM Timer I/O Control Register	GTIOR	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2282h	GPT3	General PWM Timer Interrupt Output Setting Register	GTINTAD	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK	1	
00C 2284h	GPT3	General PWM Timer Control Register	GTCR	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2286h	GPT3	General PWM Timer Buffer Enable Register	GTBER	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK	1	
00C 2288h	GPT3	General PWM Timer Count Direction Register	GTUDC	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK	1	
000C 228Ah	GPT3	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	16		2 to 5 PCLKA	2, 3 ICLK		
00C 228Ch	GPT3	General PWM Timer Status Register	GTST	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 228Eh	GPT3	General PWM Timer Counter	GTCNT	16	16	2 to 5 PCLKA	2, 3 ICLK		
00C 2290h	GPT3	General PWM Timer Compare Capture Register A	GTCCRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2292h	GPT3	General PWM Timer Compare Capture Register B	GTCCRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 2294h	GPT3	General PWM Timer Compare Capture Register C	GTCCRC	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 2296h	GPT3	General PWM Timer Compare Capture Register D	GTCCRD	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 2298h	GPT3	General PWM Timer Compare Capture Register E	GTCCRE	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 229Ah	GPT3	General PWM Timer Compare Capture Register F	GTCCRF	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 229Ch	GPT3	General PWM Timer Cycle Setting Register	GTPR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 229Eh	GPT3	General PWM Timer Cycle Setting Buffer Register	GTPBR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 22A0h	GPT3	General PWM Timer Cycle Setting Double- Buffer Register	GTPDBR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 22A4h	GPT3	A/D Converter Start Request Timing Register A	GTADTRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 22A6h	GPT3	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 22A8h	GPT3	A/D Converter Start Request Timing Double- Buffer Register A	GTADTDBRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 22ACh	GPT3	A/D Converter Start Request Timing Register B	GTADTRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
00C 22AEh	GPT3	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 22B0h	GPT3	A/D Converter Start Request Timing Double- Buffer Register B	GTADTDBRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 22B4h	GPT3	General PWM Timer Output Negate Control Register	GTONCR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 22B6h	GPT3	General PWM Timer Dead Time Control Register	GTDTCR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
000C 22B8h	GPT3	General PWM Timer Dead Time Value Register U	GTDVU	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		
		•							

Table 4.1 List of I/O Registers (Address Order) (40/48)



	Module		Register	Number	Access	Number of A	ccess States	Module	
Address	Symbol	Register Name	Symbol	of Bits	Size	$\textbf{ICLK} \geq \textbf{PCLK}$	ICLK < PCLK	Name	Remarks
000C 291Ah	GPT4	General PWM Timer Compare Capture Register F	GTCCRF	16	16, 32	2 to 5 PCLKA	2, 3 ICLK	GPT	Not present in versions with 64 or 48 pins.
000C 291Ch	GPT4	General PWM Timer Cycle Setting Register	GTPR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 291Eh	GPT4	General PWM Timer Cycle Setting Buffer Register	GTPBR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2920h	GPT4	General PWM Timer Cycle Setting Double- Buffer Register	GTPDBR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2924h	GPT4	A/D Converter Start Request Timing Register A	GTADTRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2926h	GPT4	A/D Converter Start Request Timing Buffer Register A	GTADTBRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2928h	GPT4	A/D Converter Start Request Timing Double- Buffer Register A	GTADTDBRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 292Ch	GPT4	A/D Converter Start Request Timing Register B	GTADTRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 292Eh	GPT4	A/D Converter Start Request Timing Buffer Register B	GTADTBRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2930h	GPT4	A/D Converter Start Request Timing Double- Buffer Register B	GTADTDBRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2934h	GPT4	General PWM Timer Output Negate Control Register	GTONCR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2936h	GPT4	General PWM Timer Dead Time Control Register	GTDTCR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2938h	GPT4	General PWM Timer Dead Time Value Register U	GTDVU	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 293Ah	GPT4	General PWM Timer Dead Time Value Register D	GTDVD	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 293Ch	GPT4	General PWM Timer Dead Time Buffer Register U	GTDBU	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 293Eh	GPT4	General PWM Timer Dead Time Buffer Register D	GTDBD	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2940h	GPT4	General PWM Timer Output Protection Function Status Register	GTSOS	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2942h	GPT4	General PWM Timer Output Protection Function Temporary Release Register	GTSOTR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2980h	GPT5	General PWM Timer I/O Control Register	GTIOR	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2982h	GPT5	General PWM Timer Interrupt Output Setting Register	GTINTAD	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2984h	GPT5	General PWM Timer Control Register	GTCR	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2986h	GPT5	General PWM Timer Buffer Enable Register	GTBER	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2988h	GPT5	General PWM Timer Count Direction Register	GTUDC	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 298Ah	GPT5	General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register	GTITC	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 298Ch	GPT5	General PWM Timer Status Register	GTST	16	8, 16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 298Eh	GPT5	General PWM Timer Counter	GTCNT	16	16	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2990h	GPT5	General PWM Timer Compare Capture Register A	GTCCRA	16	16, 32	2 to 5 PCLKA	2, 3 ICLK]	Not present in versions with 64 or 48 pins.
000C 2992h	GPT5	General PWM Timer Compare Capture Register B	GTCCRB	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2994h	GPT5	General PWM Timer Compare Capture Register C	GTCCRC	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2996h	GPT5	General PWM Timer Compare Capture Register D	GTCCRD	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 2998h	GPT5	General PWM Timer Compare Capture Register E	GTCCRE	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 299Ah	GPT5	General PWM Timer Compare Capture Register F	GTCCRF	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
000C 299Ch	GPT5	General PWM Timer Cycle Setting Register	GTPR	16	16, 32	2 to 5 PCLKA	2, 3 ICLK		Not present in versions with 64 or 48 pins.
		•							•

Table 4.1 List of I/O Registers (Address Order) (43/48)



Table 5.3DC Characteristics (2)

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

The following relation applies when the USB is in use under condition 1 or condition 2: Vcc = PLLVcc = Vcc_USB = 3.0 to 3.6 V. $T_a = T_{opr}$. T_a is common to conditions 1 to 3.

	Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Output high voltage	All output pins (except for P52, P53, P60 to P65, P71 to P76, P90 to P95, and USB0_DPUPE)	V _{OH}	VCC - 0.5	_	_	V	I _{OH} = -1 mA
	P52, P53, and P60 to P65		AVCC - 0.5	—	_		$I_{OH} = -1 \text{ mA}$
	USB0_DPUPE		VCC_USB- 0.5				I _{OH} = -1 mA
	P71 to P76, and P90 to P95		VCC - 1.0	—	—		I _{OH} = -5 mA
Output low voltage	All output pins (except for P71 to P76, P90 to P95, and RIIC pins)	V _{OL}		_	0.5	V	I _{OL} = 1.0 mA
	P71 to P76, and P90 to P95		_	—	1.1		I _{OL} = 15 mA
	RIIC pins		_	—	0.4		I _{OL} = 3 mA
			_	—	0.6		I _{OL} = 6 mA
Input leakage current	RES#, MD pin, EMLE, Port 4, Ports P50, P51, P54 to P57, and Port C	I _{in}	_	_	1.0	μA	V _{in} = 0 V, V _{in} = VCC
Three-state leakage current (off state)	Port 0, Port 1, Ports P20 to P24, Port 3, Ports P52, P53, Ports 6 to A, Ports PB0, PB3 to PB7, and Ports D to G	I _{TSI}	_	_	1.0	μA	V _{in} = 0 V, V _{in} = VCC
	Ports P25, P26, PB1, and PB2		—	-	5.0		
Input capacitance	All output pins (except for P25, P26, PB1, and PB2)	C _{in}	—	-	15	pF	V _{in} = 0 V, f = 1 MHz,
	Ports P25, P26, PB1, and PB2		-	-	30]	T _a = 25 °C




Figure 5.15 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)




Figure 5.16 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)



Table 5.21 12-Bit A/D Conversion Characteristics (1)

Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

 $T_a = T_{opr}$

	Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution		12	12	12	Bit	
Conversion time*1 (ADCLK = 25 MHz)	Without 0.1- μ F external capacitor Permissible signal source impedance (max.) = 1.0 k Ω	2.0	_	-	μs	Sampling in 20 states
Analog input capacitance	e	—	—	8	pF	
Sample and hold circuit	Integral nonlinearity error	—	—	±4.0	LSB	AVin = 0.25 to
in use	Offset error	—	—	±4.0	LSB	AV _{REFH} –0.25
	Full-scale error	—	—	±4.0	LSB	
	Quantization error	—	±0.5	—	LSB	
	Absolute accuracy	—	—	±8.0	LSB	
Sample and hold circuit	Integral nonlinearity error	—	—	±3.0	LSB	AVin = AV_{REFL} to
not in use	Offset error	—	—	±3.0	LSB	AV _{REFH}
	Full-scale error	—	—	±3.0	LSB	
	Quantization error	—	±0.5	—	LSB	
	Absolute accuracy	—	—	±6.0	LSB	

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 5.22 12-Bit A/D Conversion Characteristics (2)

Note: Common standard values for conditions not given in the table are listed as "Condition 1" and "Condition 2" below.

Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 2: VCC = PLLVCC = 4.0 to 5.5 V, VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

	Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution		12	12	12	Bit	
Conversion time*1 (ADCLK = 50 MHz)	Without 0.1- μ F external capacitor Permissible signal source impedance (max.) = 1.0 k Ω	1.0	-	_	μs	Sampling in 20 states
Analog input capacitance	9	-	—	6	pF	
Sample and hold circuit	Integral nonlinearity error	-	—	±6.0	LSB	AVin = 0.25 to
in use	Offset error	-	—	±6.0	LSB	AV _{REFH} –0.25
	Full-scale error	-	—	±6.0	LSB	
	Quantization error	-	±0.5	—	LSB	-
	Absolute accuracy	-	—	±8.0	LSB	-
Sample and hold circuit	Integral nonlinearity error	-	—	±3.0	LSB	AVin = AV_{REFL} to
not in use	Offset error	-	—	±3.0	LSB	AV _{REFH}
	Full-scale error	-	—	±3.0	LSB	
	Quantization error	-	±0.5	—	LSB	
	Absolute accuracy	—	—	±6.0	LSB	

 $T_a = T_{opr}$. T_a is common to conditions 2 and 3.

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

5.6 D/A Conversion Characteristics

Table 5.25 D/A Conversion Characteristics

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

 $T_a = T_{opr}$. T_a is common to conditions 1 to 3.

Item	Min.	Тур.	Max.	Unit	Test Conditions
Resolution	10	10	10	Bit	
Conversion time	—	—	3.0	μs	20-pF capacitive load
Absolute accuracy	—	±2.0	±4.0	LSB	2-MΩ resistive load
	—	—	±3.0	LSB	4-MΩ resistive load
	—	_	±2.0	LSB	10-MΩ resistive load
RO output resistance	—	3.6	—	kΩ	



5.8 Oscillation Stop Detection Circuit Characteristics

Table 5.28 Oscillation Stop Detection Circuit Characteristics

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

```
Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
```

```
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0
```

Condition 2: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

 $T_a = T_{opr}$. T_a is common to conditions 1 to 3.

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Detection time	t _{dr}	_	_	1.0	ms	Figure 5.43




Figure 5.43 Oscillation Stop Detection Timing



Table 6.3DC Characteristics (2)

Conditions: VCC = 2.7 to 3.6 V, VSS = AVSS0 = VREFL0 = 0 V,

AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0,

 $Ta = T_{opr}$

	lte	em	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Supply	During	Max. *2	I _{CC} *3	—	—	60	mA	ICLK = 100MHz PCLKA = 100MHz PCLKB = 50MHz PCLKD = 50MHz FCLK = 50MHz
current*1	operation	Normal *4		—	25	—		
		Increased by BGO operation*5		—	15	—		
	Sleep mode				25	35	Ť	
	All-module-cl	ock-stop mode*6			14	25		
	During standby	Software standby mode		—	0.2	6	mA	
		Deep software standby mode		_	16	40	μA	
Analog power supply current	During 12-bit hold circuit in	A/D conversion (sample & use)	AI _{CC0}	—	3	4	mA	
	During 12-bit hold circuit n	A/D conversion (sample & ot in use)		_	2	3	mA	
	Window com	parator (1-channel operation)	-		0.4	1	mA	
	Window com	parator (3-channel operation)		-	0.5	1	mA	
	Waiting for 1	2-bit AD conversion		-	25	32	μA	
Reference power supply current	During 12-bit	A/D conversion	AI _{REFH0}	—	0.6	0.7	mA	
	Waiting for 1	2-bit A/D conversion		—	0.6	0.7	mA	
VCC rising grad	VCC rising gradient			—	—	20000	ms/V	

Note 1. Supply current values are with all output pins unloaded.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. I_{CC} depends on f (ICLK) as follows. (ICLK: PCLK = 8:4)

 $ICC max = 0.45 \times f + 15 (Max)$

ICC typ = $0.18 \times f + 7$ (Normal)

ICC max = $0.22 \times f + 13$ (sleep mode)

Note 4. Measured with clocks not supplied to the peripheral functions. This does not include the BGO operation.

Note 5. Incremented if data is written to or erased from the on-chip ROM or on-chip data-flash memory for data storage during the program execution.

Note 6. The values are for reference.

Table 6.4 Permissible Output Currents

Conditions: VCC = 2.7 to 3.6 V, VSS = AVSS0 = VREFL0 = 0 V,

AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0,

Ta = T_{opr}

Item	Symbol	Min.	Тур.	Max.	Unit
Permissible output low current (average value per pin)	I _{OL}	—	_	2.0*1	mA
Permissible output low current (max. value per pin)	I _{OL}	—	—	4.0*1	mA
Permissible output low current (total)	ΣI _{OL}	—	—	32	mA
Permissible output high current (average value per pin)	–I _{OH}	—	—	2.0	mA
Permissible output high current (max. value per pin)	-I _{OH}	—	—	4.0	mA
Permissible output high current (total)	Σ–I _{OH}	—	_	32	mA

Caution: To protect the MCU's reliability, the output current values should not exceed the values in this table. Note 1. RIIC pin: IOL = 6 mA (max.)




Figure 6.9 Deep Software Standby Mode Cancellation Timing

6.3.4 Control Signal Timing

Table 6.10 Control Signal Timing

Conditions: VCC = 2.7 to 3.6 V, VSS = AVSS0 = VREFL0 = 0 V, AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0,

Ta = T_{opr}

Item	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
NMI pulse width	t _{NMIW}	200	—	—	ns	$t_{Pcyc} \times 2 \le 200$ ns, Figure 6.10
		2			t _{Pcyc}	t _{Pcyc} × 2 > 200ns, Figure 6.10
IRQ pulse width	t _{IRQW}	200	_	_	ns	$t_{Pcyc} \times 2 \le 200$ ns, Figure 6.11
		2			t _{Pcyc}	$t_{Pcyc} \times 2 > 200$ ns, Figure 6.11

Note 1. t_{Pcyc}: PCLK cycle




Figure 6.10 NMI Interrupt Input Timing




Figure 6.11 IRQ Interrupt Input Timing

Table 6.15 Timing of On-Chip Peripheral Modules (5)

Conditions: VCC = 2.7 to 3.6 V, VSS = AVSS0 = VREFL0 = 0 V, AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0, Ta = T_{opr}

	Item	Symbol	Min.* ^{1, *2}	Max.	Unit	Test Conditions
Simple IIC	SCL, SDAinput rise time		—	1000	ns	Figure 6.25
(Standard-mode)	SCL, SDA input fall time		—	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc}	ns	
	Data input setup time	t _{SDAS}	250	—	ns	
	Data input hold time	t _{SDAH}	0	—	ns	
	SCL, SDA capacitive load	Cb	—	400	pF	
Simple IIC	SCL, SDA input rise time	t _{Sr}	20 + 0.1C _b	300	ns	
(Fast-mode)	SCL, SDA input fall time	t _{Sf}	20 + 0.1C _b	300	ns	
	SCL, SDA input spike pulse removal time	t _{SP}	0	4 × t _{IICcyc}	ns	
	Data input setup time	t _{SDAS}	100	—	ns	
	Data input hold time	t _{SDAH}	0	_	ns]
	SCL, SDA capacitive load	Cb	—	400	pF	

Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1. Note 2. Cb indicates the total capacity of the bus line.




Figure 6.12 I/O port Input Timing






Figure 6.13 MTU3 Input/Output Timing








Figure 6.24 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0)




Figure 6.25 RIIC Bus Interface Input/Output Timing and Simple IIC Bus Interface Input/Output Timing






Figure C 112-Pin LQFP (PLQP0112JA-A)



Rev.	Date	Description						
Rev.		Page	Summary					
2.10	Sep 26, 2013	36 to 39	Table 1.7 List of Pins and Pin Functions (112-Pin LQFP), changed					
		40 to 42	Table 1.8 List of Pins and Pin Functions (100-Pin LQFP), changed					
		43 to 45	Table 1.9 List of Pins and Pin Functions (64-Pin LQFP), changed					
		46 to 47	Table 1.10 List of Pins and Pin Functions (48-Pin LQFP), changed					
		4. I/O Registe	ers					
		56 to 103	Table 4.1 List of I/O Registers (Address Order), changed					
		5. Electrical C	Characteristics [144-, 120-, 112- and 100-Pin Versions]					
		104	Table 5.1 Absolute Maximum Ratings, changed					
		107	Table 5.4 DC Characteristics (3), Note 7, deleted					
		108	Table 5.6 Permissible Power Consumption, added					
		128	5.3.7 Timing of PWM Delay Generation Circuit, added					
		128	Table 42.21 Timing of the PWM Delay Generation Circuit, added					
		132	Figure 5.32 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Division Ratio Set to a Value Other Than 1/2) and Simple SPI Timing (Master, CKPH = 1), changed					
		133	Figure 5.34 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 0), changed					
		134	Figure 5.35 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 1), changed					
		6. Electrical C	Characteristics [64- and 48-Pin Versions]					
		149	Table 6.1 Absolute Maximum Ratings, changed					
		151	Table 6.3 DC Characteristics (2), Note 3, changed					
		152	Table 6.5 Permissible Power Consumption, added					



1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or

- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applicables on use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-case Lectronics nong roug Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +56-5613-0200, Fax: +65-6213-0300 t 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

Notice