



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Not For New Designs |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, LINbus, SCI, SPI, USB |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 57 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 32K x 8 |
| RAM Size | 48K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 12x10b, 8x12b; D/A 2x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f563tebdff-v0 |

Table 1.1 Outline of Specifications (3/7)

| Classification | Module/Function | Description |
|----------------|--|--|
| I/O ports | General I/O ports | <ul style="list-style-type: none"> • 144-pin LQFP I/O pins: 81 Input pins: 29 Open-drain outputs: 27 • 120-pin LQFP I/O pins: 72 Input pin: 21 Open-drain outputs: 26 • 112-pin LQFP I/O pins: 69 Input pins: 21 Open-drain outputs: 20 • 100-pin LQFP I/O pins: 57 Input pins: 21 Open-drain outputs: 16 • 64-pin LQFP I/O pins: 39 Input pins: 9 Open-drain outputs: 10 5-V tolerance: 39 • 48-pin LQFP I/O pins: 25 Input pins: 7 Open-drain outputs: 8 5-V tolerance: 25 |
| Timers | Multi-function timer pulse unit 3 (MTU3) | <ul style="list-style-type: none"> • (16 bits × 8 channels) • Maximum of 16 pulse-input/output and 3 pulse-input possible • Select eight clocks from among ten count clocks (PCLKA/1, PCLKA/4, PCLKA/16, PCLKA/64, PCLKA/256, PCLKA/1024, MTCLKA, MTCLKB, MTCLKC, and MTCLKD) for each channel (seven clocks for channel 1, four clocks for channel 5, and six clocks for channel 6 or 7) • 24 output compare/input capture registers • Counter-clearing operation (simultaneous clearing on compare match or input capture) • Simultaneous writing to multiple timer counters (TCNT) • Simultaneous input and output to registers in synchronization with counter operations • Buffer operation specifiable • Capable of cascade-connected operation • Interrupts: 38 sources • Automatic transfer of register data • Pulse output modes <ul style="list-style-type: none"> Topple, PWM, complementary PWM, and reset-synchronous PWM modes • Complementary PWM output mode <ul style="list-style-type: none"> Outputs non-overlapping waveforms for controlling 3-phase inverters Automatic specification of dead times PWM duty cycle: Selectable as any value from 0% to 100% Delay can be applied to requests for A/D conversion. Non-generation of interrupt requests at peak or trough values of counters can be selected. Double buffering • Reset-synchronous PWM mode <ul style="list-style-type: none"> Three PWM waveforms and corresponding inverse waveforms are output with the desired duty cycles. • Phase-counting mode • Counter functionality for dead-time compensation • Generation of triggers for A/D converters • Differential timing for initiation of A/D conversion |
| | Port output enable 3 (POE3) | <ul style="list-style-type: none"> • Control of the high-impedance state of the MTU3 and GPT's waveform output pins • Six pins for input from signal sources: POE0, POE4, POE8, POE10, POE11, and POE12 • Initiation on detection of short-circuited outputs (detection of PWM outputs having simultaneously become an active level.) • Initiation by comparator-detection, oscillation-stoppage detection, or software • Software control of the states of pins for output control can also be added. |

Table 1.1 Outline of Specifications (6/7)

| Classification | Module/Function | Description |
|---|-----------------|---|
| 12-bit A/D converter (S12ADB) [64- and 48-pin versions] | | <ul style="list-style-type: none"> • 12 bits (8 channels x 1 unit) • 12-bit resolution • Conversion time 1.0 μs per channel (S12ADB clock: PCLKD (A/D conversion clock: ADCLK) = 50 MHz) • Operating modes Scan mode (single scan mode / continuous scan mode / group scan mode) Group A priority control (group scan mode only) • Sample-and-hold function A common sample-and-hold circuit for units is included Separate sample-and-hold circuits are also included (three channels per unit) • Self-diagnosis function Three analog input voltages (VREFL0, VREFH0 \times 1/2, VREFH0) can be generated internally by the self-diagnosis function. • Double trigger mode (double the results of A/D conversion) • Three ways to start A/D conversion Conversion can be started by software, a conversion start trigger from a timer (MTU3 or GPT), or an external trigger signal. • Window comparators (three channels per unit) |
| 10-bit A/D converter (ADA) | | <p>10 bits (20 channels x 1 unit)</p> <ul style="list-style-type: none"> • 10-bit resolution • Conversion time 0.5 μs per channel (A/D conversion clock ADCLK = 100 MHz) • Two operating modes Single mode, scan mode • Scan mode Single-cycle scan mode Continuous scan mode • Sample-and-hold function A common sample-and-hold circuit for units is included • Three ways to start A/D conversion Conversion can be started by software, a conversion start trigger from a timer (MTU3 or GPT), or an external trigger signal. • 8-bit precision output 2-bit right shifting for output of conversion results is selectable. • Self-diagnostic function The self-diagnostic function internally generates three analog input voltages (AVSS, VREF \times 1/2, VREF) |
| D/A converter (DAa) | | <ul style="list-style-type: none"> • 2 channels • 10-bit resolution • Output voltage: 0 V to VREF |
| CRC calculator (CRC) | | <ul style="list-style-type: none"> • CRC code generation for arbitrary amounts of data in 8-bit units • Select any of three generating polynomials: $X^8 + X^2 + X + 1$, $X^{16} + X^{15} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$. • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable |
| Data operating circuit (DOC) | | <ul style="list-style-type: none"> • Comparison, addition, and subtraction of 16-bit data |
| Digital power supply controller (DPC) | | <ul style="list-style-type: none"> • Control parameters calculation unit of the digital switch-mode power supply systems. • Adopt robust control algorithm with high control stability • Results of measurement by the 10-bit A/D converter can be used in calculating the control parameters. |
| Operating frequency | | Up to 100 MHz |
| Power supply voltage [144-, 120-, 112- and 100-pin versions] | | <ul style="list-style-type: none"> • 3-V product VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V AVCC0 = AVCC = VREF = 3.0 to 3.6 V, or 4.0 to 5.5 V VREFH0 = 3.0 to AVCC0, or 4.0 to AVCC0 • 5-V product VCC = PLLVCC = 4.0 to 5.5 V VCC_USB = 3.0 to 3.6 V AVCC0 = AVCC = VREF = 4.0 to 5.5 V VREFH0 = 4.0 to AVCC0 |
| Power supply voltage [64- and 48-pin versions] | | VCC = 2.7 to 3.6 V, AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0 |

Table 1.5 List of Pins and Pin Functions (144-Pin LQFP) (1/4)

| Pin Number 144-Pin LQFP | Power Supply Clock System Control | I/O Port | Bus | Timer (MTU3, GPT, POE3, CAC) | Communications (SCIC, SCID, RSPI, RIIC, CAN, USB) | Interrupt | S12ADB, AD, DA |
|-------------------------------|---|----------|---------------------|---------------------------------|---|-----------|-------------------|
| 1 | VCC_USB | | | | | | |
| 2 | | PE5 | BCLK | | USB0_VBUS | IRQ0 | |
| 3 | EMLE | | | | | | |
| 4 | TRSYNC | P03 | | | RXD2/SMISO2/SSCL2 | IRQ7 | |
| 5 | TRDATA3 | P02 | | | TXD2/SMOSI2/SSDA2 | | |
| 6 | VSS | | | | | | |
| 7 | | P01 | RD# | | CTS0#/RTS0#/SS0#/ USB0_DRPD | | |
| 8 | VCL | | | | | | |
| 9 | | P00 | CS1# | CACREF | | | |
| 10 | MD/FINED | | | | | | |
| 11 | | PE4 | A10 | POE10#/MTCLKC | | IRQ1 | |
| 12 | | PE3 | A11 | POE11#/MTCLKD | | IRQ2-DS | |
| 13 | TRDATA2 | P14 | | | SCK2 | | |
| 14 | VCC | | | | | | |
| 15 | | P13 | | | CTS2#/RTS2#/SS2#/ USB0_VBUSEN | | |
| 16 | RES# | | | | | | |
| 17 | XTAL | | | | | | |
| 18 | VSS | | | | | | |
| 19 | EXTAL | | | | | | |
| 20 | VCC | | | | | | |
| 21 | | PE2 | | POE10# | | NMI | |
| 22 | | PE1 | WR0#/WR# | | CTS12#/RTS12#/ SS12#/SSLA3/SSLB3/ USB0_OVRCURA | | |
| 23 | | PE0 | WR1#/BC1#/ WAIT# | | SSLA2/SSLB2/CRX1/ USB0_OVRCURB | IRQ7 | |
| 24 | | PD7 | | GTOC0A | CTS0#/RTS0#/SS0#/ SSLA1/SSLB1/CTX1 | | |
| 25 | | PD6 | | GTOC0B | SSLA0/SSLB0 | | |
| 26 | | PD5 | | GTOC1A | RXD1/SMISO1/SSCL1 | IRQ6 | |
| 27 | VSS | | | | | | |
| 28 | | PD4 | | GTOC1B | SCK1 | | |
| 29 | | PD3 | | GTOC2A | TXD1/SMOSI1/SSDA1 | | |
| 30 | | PD2 | CS2# | GTOC2B | MOSIA/MOSIB/ USB0_ID | | |
| 31 | | PD1 | CS0# | GTOC3A | MISOA/MISOB/ USB0_EXICEN | | |
| 32 | | PD0 | A12 | GTOC3B | RSPCKA/RSPCKB | | |
| 33 | | PF4 | CS3# | | | | |
| 34 | | PF3 | | | TXD1/SMOSI1/SSDA1 | | |
| 35 | | PF2 | CS1# | | RXD1/SMISO1/SSCL1 | IRQ5 | |
| 36 | TRST# | PF1 | | | | | |
| 37 | TMS | PF0 | | | | | |
| 38 | | PB7 | A19 | | SCK12 | | |

Table 1.6 List of Pins and Pin Functions (120-Pin LQFP) (4/4)

| Pin Number 120-Pin LQFP | Power Supply Clock System Control | I/O Port | Bus | Timer (MTU3, GPT, POE3, CAC) | Communications (SC1c, SC1d, RSPI, RIIC, CAN, USB) | Interrupt | S12ADB, AD, DA |
|-------------------------------|---|----------|-------|---------------------------------|---|-----------|-------------------|
| 111 | | P82 | WAIT# | MTIC5U | SCK12 | IRQ3 | |
| 112 | | P81 | A8 | MTIC5V | TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12 | | |
| 113 | | P80 | A9 | MTIC5W | RXD12/SMISO12/ SSCL12/RXDX12 | IRQ5 | |
| 114 | | P12 | CS3# | | USB0_DPRPD | | |
| 115 | | P11 | ALE | MTCLKC | | IRQ1-DS | |
| 116 | | P10 | | MTCLKD | | IRQ0-DS | |
| 117 | | | | | USB0_DPUPE | | |
| 118 | VSS_USB | | | | | | |
| 119 | | | | | USB0_DM | | |
| 120 | | | | | USB0_DP | | |

Table 1.9 List of Pins and Pin Functions (64-Pin LQFP) (1/3)

| Pin Number 64-Pin LQFP | Power Supply Clock System Control | I/O Port | POE3 | Timer (MTU3, GPT, CAC) | Communications | | Interrupt | S12ADB |
|------------------------------|--|----------|--------|------------------------------|--|--------------|-----------|--------|
| | | | | | (SClC, SCld) | (RSPI, RIIC) | | |
| 1 | EMLE | | | | | | | |
| 2 | | P00 | | GTIOC3A | CTS0# RTS0# SS0# | | IRQ2-DS | |
| 3 | VCL | | | | | | | |
| 4 | | P01 | | GTIOC3B CACREF | | | IRQ4-DS | |
| 5 | MD FINED | | | | | | | |
| 6 | RES# | | | | | | | |
| 7 | XTAL | | | | | | | |
| 8 | VSS | | | | | | | |
| 9 | EXTAL | | | | | | | |
| 10 | VCC | | | | | | | |
| 11 | | PE2 | POE10# | | | | NMI | |
| 12 | TRST# | PD7 | | GTIOC0A | CTS0# RTS0# SS0# | | | |
| 13 | TMS | PD6 | | GTIOC0B | | | | |
| 14 | TDI | PD5 | | GTIOC1A | RXD1 SMISO1 SSCL1 | | | |
| 15 | TCK FINEC | PD4 | | GTIOC1B | SCK1 | | | |
| 16 | TDO | PD3 | | GTIOC2A | TXD1 SMOSI1 SSDA1 | | | |
| 17 | | PB7 | | GTIOC2B | SCK12 | | | |
| 18 | | PB6 | | GTIOC2B | RXD12 SMISO12 SSCL12 RXDX12 | | | |
| 19 | | PB5 | POE11# | | TXD12 SMOSI12 SSDA12 TXDX12 SIOX12 | | IRQ0 | |
| 20 | VCC | | | | | | | |
| 21 | | PB4 | POE8# | GTETRG | CTS12# RTS12# SS12# | | IRQ3-DS | |
| 22 | VSS | | | | | | | |
| 23 | | PB3 | | MTIOC0A MTCLKA CACREF | SCK0 | | | |
| 24 | | PB2 | | MTIOC0B MTCLKB | TXD0 SMOSI0 SSDA0 | SDA | | |
| 25 | | PB1 | | MTIOC0C | RXD0 SMISO0 SSCL0 | SCL | | |
| 26 | | PB0 | | MTIOC0D | | MOSIA | | |

2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen general-purpose registers (R0 to R15). R1 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP).

The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

2.2 Control Registers

(1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of four, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

(2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

(3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

(4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

(5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

(6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

(7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

(8) Floating-Point Status Word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.

When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the exception cause can be identified by checking the corresponding Cj flag in the exception handling routine. If the exception handling is masked (Ej = 0), the occurrence of exception can be checked by reading the Fj flag at the end of a series of processing. Once the Fj flag has been set to 1, this value is retained until it is cleared to 0 by software (j = X, U, Z, O, or V).

4.1 I/O Register Addresses (Address Order)

Table 4.1 List of I/O Registers (Address Order) (1/48)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Module Name | Remarks |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|---|---|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | | |
| 0008 0000h | SYSTEM | Mode Monitor Register | MDMONR | 16 | 16 | 3 ICLK | | Operating Modes | |
| 0008 0002h | SYSTEM | Mode Status Register | MDSR | 16 | 16 | 3 ICLK | | | Not present in versions with 64 or 48 pins. |
| 0008 0006h | SYSTEM | System Control Register 0 | SYSCR0 | 16 | 16 | 3 ICLK | | | |
| 0008 0008h | SYSTEM | System Control Register 1 | SYSCR1 | 16 | 16 | 3 ICLK | | | |
| 0008 000Ch | SYSTEM | Standby Control Register | SBYCR | 16 | 16 | 3 ICLK | | Low Power Consumption | |
| 0008 0010h | SYSTEM | Module Stop Control Register A | MSTPCRA | 32 | 32 | 3 ICLK | | | |
| 0008 0014h | SYSTEM | Module Stop Control Register B | MSTPCRB | 32 | 32 | 3 ICLK | | | |
| 0008 0018h | SYSTEM | Module Stop Control Register C | MSTPCRC | 32 | 32 | 3 ICLK | | | |
| 0008 0020h | SYSTEM | System Clock Control Register | SCKCR | 32 | 32 | 3 ICLK | | Clock Generation Circuit | |
| 0008 0024h | SYSTEM | System Clock Control Register 2 | SCKCR2 | 16 | 16 | 3 ICLK | | | Not present in versions with 64 or 48 pins. |
| 0008 0026h | SYSTEM | System Clock Control Register 3 | SCKCR3 | 16 | 16 | 3 ICLK | | | |
| 0008 0028h | SYSTEM | PLL Control Register | PLLCR | 16 | 16 | 3 ICLK | | | |
| 0008 002Ah | SYSTEM | PLL Control Register 2 | PLLCR2 | 8 | 8 | 3 ICLK | | Not present in versions with 64 or 48 pins. | |
| 0008 0030h | SYSTEM | External Bus Clock Control Register | BCKCR | 8 | 8 | 3 ICLK | | | |
| 0008 0032h | SYSTEM | Main Clock Oscillator Control Register | MOSCCR | 8 | 8 | 3 ICLK | | | |
| 0008 0034h | SYSTEM | Low-Speed On-Chip Oscillator Control Register | LOCOCR | 8 | 8 | 3 ICLK | | | |
| 0008 0035h | SYSTEM | IWDT-Dedicated On-Chip Oscillator Control Register | ILOCOCR | 8 | 8 | 3 ICLK | | Low Power Consumption | |
| 0008 0040h | SYSTEM | Oscillation Stop Detection Control Register | OSTDCR | 8 | 8 | 3 ICLK | | | |
| 0008 0041h | SYSTEM | Oscillation Stop Detection Status Register | OSTDSR | 8 | 8 | 3 ICLK | | | |
| 0008 00A2h | SYSTEM | Main Clock Oscillator Wait Control Register | MOSCWTCR | 8 | 8 | 3 ICLK | | | |
| 0008 00A6h | SYSTEM | PLL Wait Control Register | PLLWTCR | 8 | 8 | 3 ICLK | | Resets | |
| 0008 00C0h | SYSTEM | Reset Status Register 2 | RSTS2 | 8 | 8 | 3 ICLK | | | |
| 0008 00C2h | SYSTEM | Software Reset Register | SWRR | 16 | 16 | 3 ICLK | | | |
| 0008 00E0h | SYSTEM | Voltage Monitoring 1 Circuit Control Register 1 | LVD1CR1 | 8 | 8 | 3 ICLK | | LVDA | |
| 0008 00E1h | SYSTEM | Voltage Monitoring 1 Circuit Status Register | LVD1SR | 8 | 8 | 3 ICLK | | | |
| 0008 00E2h | SYSTEM | Voltage Monitoring 2 Circuit Control Register 1 | LVD2CR1 | 8 | 8 | 3 ICLK | | | |
| 0008 00E3h | SYSTEM | Voltage Monitoring 2 Circuit Status Register | LVD2SR | 8 | 8 | 3 ICLK | | | |
| 0008 03FEh | SYSTEM | Protect Register | PRCR | 16 | 16 | 3 ICLK | | Register Write Protection Function | |
| 0008 1300h | BSC | Bus Error Status Clear Register | BERCLR | 8 | 8 | 2 ICLK | | Buses | |
| 0008 1304h | BSC | Bus Error Monitoring Enable Register | BEREN | 8 | 8 | 2 ICLK | | | |
| 0008 1308h | BSC | Bus Error Status Register 1 | BERSR1 | 8 | 8 | 2 ICLK | | | |
| 0008 130Ah | BSC | Bus Error Status Register 2 | BERSR2 | 16 | 16 | 2 ICLK | | | |
| 0008 1310h | BSC | Bus Priority Control Register | BUSPRI | 16 | 16 | 2 ICLK | | DMACA | |
| 0008 2000h | DMAC0 | DMA Source Address Register | DMSAR | 32 | 32 | 2 ICLK | | | |
| 0008 2004h | DMAC0 | DMA Destination Address Register | DMDAR | 32 | 32 | 2 ICLK | | | |
| 0008 2008h | DMAC0 | DMA Transfer Count Register | DMCRA | 32 | 32 | 2 ICLK | | | |
| 0008 200Ch | DMAC0 | DMA Block Transfer Count Register | DMCRB | 16 | 16 | 2 ICLK | | | |
| 0008 2010h | DMAC0 | DMA Transfer Mode Register | DMTMD | 16 | 16 | 2 ICLK | | | |
| 0008 2013h | DMAC0 | DMA Interrupt Setting Register | DMINT | 8 | 8 | 2 ICLK | | | |
| 0008 2014h | DMAC0 | DMA Address Mode Register | DMAMD | 16 | 16 | 2 ICLK | | | |
| 0008 2018h | DMAC0 | DMA Offset Register | DMOFR | 32 | 32 | 2 ICLK | | | |
| 0008 201Ch | DMAC0 | DMA Transfer Enable Register | DMCNT | 8 | 8 | 2 ICLK | | | |
| 0008 201Dh | DMAC0 | DMA Software Start Register | DMREQ | 8 | 8 | 2 ICLK | | | |
| 0008 201Eh | DMAC0 | DMA Status Register | DMSTS | 8 | 8 | 2 ICLK | | | |

Table 4.1 List of I/O Registers (Address Order) (26/48)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Module Name | Remarks |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|-------------|---|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | | |
| 0008 C174h | MPC | P64 Pin Function Control Register | P64PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | MPC | Not present in versions with 64 or 48 pins. |
| 0008 C175h | MPC | P65 Pin Function Control Register | P65PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C178h | MPC | P70 Pin Function Control Register | P70PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C179h | MPC | P71 Pin Function Control Register | P71PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C17Ah | MPC | P72 Pin Function Control Register | P72PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C17Bh | MPC | P73 Pin Function Control Register | P73PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C17Ch | MPC | P74 Pin Function Control Register | P74PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C17Dh | MPC | P75 Pin Function Control Register | P75PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C17Eh | MPC | P76 Pin Function Control Register | P76PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C180h | MPC | P80 Pin Function Control Register | P80PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C181h | MPC | P81 Pin Function Control Register | P81PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C182h | MPC | P82 Pin Function Control Register | P82PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C188h | MPC | P90 Pin Function Control Register | P90PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C189h | MPC | P91 Pin Function Control Register | P91PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C18Ah | MPC | P92 Pin Function Control Register | P92PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C18Bh | MPC | P93 Pin Function Control Register | P93PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C18Ch | MPC | P94 Pin Function Control Register | P94PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C18Dh | MPC | P95 Pin Function Control Register | P95PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C18Eh | MPC | P96 Pin Function Control Register | P96PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C190h | MPC | PA0 Pin Function Control Register | PA0PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C191h | MPC | PA1 Pin Function Control Register | PA1PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0008 C192h | MPC | PA2 Pin Function Control Register | PA2PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C193h | MPC | PA3 Pin Function Control Register | PA3PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C194h | MPC | PA4 Pin Function Control Register | PA4PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C195h | MPC | PA5 Pin Function Control Register | PA5PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C196h | MPC | PA6 Pin Function Control Register | PA6PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 120, 112, 100, 64 or 48 pins. |
| 0008 C198h | MPC | PB0 Pin Function Control Register | PB0PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C199h | MPC | PB1 Pin Function Control Register | PB1PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C19Ah | MPC | PB2 Pin Function Control Register | PB2PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C19Bh | MPC | PB3 Pin Function Control Register | PB3PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C19Ch | MPC | PB4 Pin Function Control Register | PB4PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C19Dh | MPC | PB5 Pin Function Control Register | PB5PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C19Eh | MPC | PB6 Pin Function Control Register | PB6PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | |
| 0008 C19Fh | MPC | PB7 Pin Function Control Register | PB7PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 48 pins. |
| 0008 C1A0h | MPC | PC0 Pin Function Control Register | PC0PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A1h | MPC | PC1 Pin Function Control Register | PC1PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 120, 112, 100, 64, or 48 pins. |
| 0008 C1A2h | MPC | PC2 Pin Function Control Register | PC2PFS | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 120, 112, 100, 64, or 48 pins. |

Table 4.1 List of I/O Registers (Address Order) (29/48)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Module Name | Remarks |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-------------|-------------|--|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | | |
| 0009 1840h | CAN1 | Control Register | CTLR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | CAN | Not present in versions with 64 or 48 pins. |
| 0009 1842h | CAN1 | Status Register | STR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1844h | CAN1 | Bit Configuration Register | BCR | 32 | 8, 16, 32 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1848h | CAN1 | Receive FIFO Control Register | RFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1849h | CAN1 | Receive FIFO Pointer Control Register | RFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 184Ah | CAN1 | Transmit FIFO Control Register | TFCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 184Bh | CAN1 | Transmit FIFO Pointer Control Register | TFPCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 184Ch | CAN1 | Error Interrupt Enable Register | EIER | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 184Dh | CAN1 | Error Interrupt Factor Judge Register | EIFR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 184Eh | CAN1 | Receive Error Count Register | RECR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 184Fh | CAN1 | Transmit Error Count Register | TECR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1850h | CAN1 | Error Code Store Register | ECSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1851h | CAN1 | Channel Search Support Register | CSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1852h | CAN1 | Mailbox Search Status Register | MSSR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1853h | CAN1 | Mailbox Search Mode Register | MSMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1854h | CAN1 | Time Stamp Register | TSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1856h | CAN1 | Acceptance Filter Support Register | AFSR | 16 | 8, 16 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 0009 1858h | CAN1 | Test Control Register | TCR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | | Not present in versions with 64 or 48 pins. |
| 000A 0000h | USB0 | System Configuration Control Register | SYSCFG | 16 | 16 | 3, 4 PCLKB | 2, 3 ICLK | USBa | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0004h | USB0 | System Configuration Status Register 0 | SYSSTS0 | 16 | 16 | 9 PCLKB or more | | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0008h | USB0 | Device State Control Register 0 | DVSTCTR0 | 16 | 16 | 9 PCLKB or more | | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0014h | USB0 | CFIFO Port Register | CFIFO | 16 | 8, 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0018h | USB0 | D0FIFO Port Register | D0FIFO | 16 | 8, 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 001Ch | USB0 | D1FIFO Port Register | D1FIFO | 16 | 8, 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0020h | USB0 | CFIFO Port Select Register | CFIFOSEL | 16 | 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0022h | USB0 | CFIFO Port Control Register | CFIFOCTR | 16 | 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 0028h | USB0 | D0FIFO Port Select Register | D0FIFOSEL | 16 | 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 002Ah | USB0 | D0FIFO Port Control Register | D0FIFOCTR | 16 | 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |
| 000A 002Ch | USB0 | D1FIFO Port Select Register | D1FIFOSEL | 16 | 16 | 3, 4 PCLKB | 2, 3 ICLK | | Not present in versions with 112, 100, 64, or 48 pins. |

Table 4.1 List of I/O Registers (Address Order) (34/48)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Module Name | Remarks |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|-------------|---------|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | | |
| 000C 120Fh | MTU | Timer Output Control Register 2A | TOCR2A | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | MTU3 | |
| 000C 1210h | MTU3 | Timer Counter | TCNT | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1212h | MTU4 | Timer Counter | TCNT | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1214h | MTU | Timer Cycle Data Register A | TCDRA | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1216h | MTU | Timer Dead Time Data Register A | TDDRA | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1218h | MTU3 | Timer General Register A | TGRA | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 121Ah | MTU3 | Timer General Register B | TGRB | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 121Ch | MTU4 | Timer General Register A | TGRA | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 121Eh | MTU4 | Timer General Register B | TGRB | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1220h | MTU | Timer Subcounter A | TCNTSA | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1222h | MTU | Timer Cycle Buffer Register A | TCBRA | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1224h | MTU3 | Timer General Register C | TGRC | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1226h | MTU3 | Timer General Register D | TGRD | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1228h | MTU4 | Timer General Register C | TGRC | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 122Ah | MTU4 | Timer General Register D | TGRD | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 122Ch | MTU3 | Timer Status Register | TSR | 8 | 8, 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 122Dh | MTU4 | Timer Status Register | TSR | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1230h | MTU | Timer Interrupt Skipping Set Register 1A | TITCR1A | 8 | 8, 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1231h | MTU | Timer Interrupt Skipping Counters 1A | TITCNT1A | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1232h | MTU | Timer Buffer Transfer Set Register A | TBTERA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1234h | MTU | Timer dead time enable register A | TDERA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1236h | MTU | Timer output level buffer register A | TOLBRA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1238h | MTU3 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8, 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1239h | MTU4 | Timer Buffer Operation Transfer Mode Register | TBTM | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 123Ah | MTU | Timer Interrupt Skipping Mode Register A | TITMRA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 123Bh | MTU | Timer Interrupt Skipping Set Register 2A | TITCR2A | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 123Ch | MTU | Timer Interrupt Skipping Counters 2A | TITCNT2A | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1240h | MTU4 | Timer A/D Converter Start Request Control Register | TADCR | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1244h | MTU4 | Timer A/D Converter Start Request Cycle Set Register A | TADCORA | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1246h | MTU4 | Timer A/D Converter Start Request Cycle Set Register B | TADCORB | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1248h | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register A | TADCOBRA | 16 | 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 124Ah | MTU4 | Timer A/D Converter Start Request Cycle Set Buffer Register B | TADCOBRB | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1260h | MTU | Timer Waveform Control Register A | TWCRA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1270h | MTU | Timer Mode Register 2A | TMDR2A | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1272h | MTU3 | Timer General Register E | TGRE | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1274h | MTU4 | Timer General Register E | TGRE | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1276h | MTU4 | Timer General Register F | TGRF | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1280h | MTU | Timer Start Register A | TSTRA | 8 | 8, 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1281h | MTU | Timer Synchronous Register A | TSYRA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1282h | MTU | Timer Counter Synchronous Start Register | TCSYSTR | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1284h | MTU | Timer Read/Write Enable Register A | TRWERA | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1300h | MTU0 | Timer Control Register | TCR | 8 | 8, 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1301h | MTU0 | Timer Mode Register 1 | TMDR1 | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1302h | MTU0 | Timer I/O Control Register H | TIORH | 8 | 8, 16 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1303h | MTU0 | Timer I/O Control Register L | TIORL | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1304h | MTU0 | Timer Interrupt Enable Register | TIER | 8 | 8, 16, 32 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1305h | MTU0 | Timer Status Register | TSR | 8 | 8 | 4, 5 PCLKA | 2, 3 ICLK | | |
| 000C 1306h | MTU0 | Timer Counter | TCNT | 16 | 16 | 4, 5 PCLKA | 2, 3 ICLK | | |

Table 4.1 List of I/O Registers (Address Order) (45/48)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Module Name | Remarks |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-------------|-------------|---|
| | | | | | | ICLK ≥ PCLK | ICLK < PCLK | | |
| 000C 2A24h | GPT6 | A/D Converter Start Request Timing Register A | GTADTRA | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | GPT | Not present in versions with 64 or 48 pins. |
| 000C 2A26h | GPT6 | A/D Converter Start Request Timing Buffer Register A | GTADTBRA | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A28h | GPT6 | A/D Converter Start Request Timing Double-Buffer Register A | GTADTDBRA | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A2Ch | GPT6 | A/D Converter Start Request Timing Register B | GTADTRB | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A2Eh | GPT6 | A/D Converter Start Request Timing Buffer Register B | GTADTBRB | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A30h | GPT6 | A/D Converter Start Request Timing Double-Buffer Register B | GTADTDBRB | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A34h | GPT6 | General PWM Timer Output Negate Control Register | GTONCR | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A36h | GPT6 | General PWM Timer Dead Time Control Register | GTDTCR | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A38h | GPT6 | General PWM Timer Dead Time Value Register U | GTDVU | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A3Ah | GPT6 | General PWM Timer Dead Time Value Register D | GTDVD | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A3Ch | GPT6 | General PWM Timer Dead Time Buffer Register U | GTDBU | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A3Eh | GPT6 | General PWM Timer Dead Time Buffer Register D | GTDBD | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A40h | GPT6 | General PWM Timer Output Protection Function Status Register | GTSOS | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A42h | GPT6 | General PWM Timer Output Protection Function Temporary Release Register | GTSOTR | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A80h | GPT7 | General PWM Timer I/O Control Register | GTIOR | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | GPT | Not present in versions with 64 or 48 pins. |
| 000C 2A82h | GPT7 | General PWM Timer Interrupt Output Setting Register | GTINTAD | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A84h | GPT7 | General PWM Timer Control Register | GTCSR | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A86h | GPT7 | General PWM Timer Buffer Enable Register | GTBER | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A88h | GPT7 | General PWM Timer Count Direction Register | GTUDC | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A8Ah | GPT7 | General PWM Timer Interrupt and A/D Converter Start Request Skipping Setting Register | GTITC | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A8Ch | GPT7 | General PWM Timer Status Register | GTST | 16 | 8, 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A8Eh | GPT7 | General PWM Timer Counter | GTCNT | 16 | 16 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A90h | GPT7 | General PWM Timer Compare Capture Register A | GTCCRA | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A92h | GPT7 | General PWM Timer Compare Capture Register B | GTCCRB | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A94h | GPT7 | General PWM Timer Compare Capture Register C | GTCCRC | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A96h | GPT7 | General PWM Timer Compare Capture Register D | GTCCRD | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A98h | GPT7 | General PWM Timer Compare Capture Register E | GTCCRE | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A9Ah | GPT7 | General PWM Timer Compare Capture Register F | GTCCRF | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A9Ch | GPT7 | General PWM Timer Cycle Setting Register | GTPR | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2A9Eh | GPT7 | General PWM Timer Cycle Setting Buffer Register | GTPBR | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2AA0h | GPT7 | General PWM Timer Cycle Setting Double-Buffer Register | GTPDBR | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2AA4h | GPT7 | A/D Converter Start Request Timing Register A | GTADTRA | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |
| 000C 2AA6h | GPT7 | A/D Converter Start Request Timing Buffer Register A | GTADTBRA | 16 | 16, 32 | 2 to 5 PCLKA | 2, 3 ICLK | | Not present in versions with 64 or 48 pins. |

5. Electrical Characteristics [144-, 120-, 112- and 100-Pin Versions]

5.1 Absolute Maximum Ratings

Table 5.1 Absolute Maximum Ratings

Conditions: VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V

| Item | Symbol | Value | Unit |
|--|---------------------------|-----------------------|------|
| Power supply voltage | VCC, PLLVCC | -0.3 to +6.5 | V |
| USB power supply voltage | VCC_USB ^{*1} | -0.3 to +6.5 | V |
| Analog power supply voltage | AVCC0, AVCC ^{*2} | -0.3 to +6.5 | V |
| Reference power supply voltage | VREFH0 ^{*2} | -0.3 to AVCC0 + 0.3 | V |
| | VREF ^{*2} | -0.3 to AVCC0 + 0.3 | V |
| Input voltage (except for ports 4 to 6, C, USB0_DP, and USB0_DM) | V _{in} | -0.3 to VCC + 0.3 | V |
| Input voltage (USB0_DP and USB0_DM) | V _{in} | -0.3 to VCC_USB + 0.3 | V |
| Input voltage (port 4) | V _{in} | -0.3 to AVCC0 + 0.3 | V |
| Input voltage (ports 5, 6, and C) | V _{in} | -0.3 to AVCC + 0.3 | V |
| Analog input voltage (port 4) | V _{AN} | -0.3 to AVCC0 + 0.3 | V |
| Analog input voltage (ports 5, 6, and C) | V _{AN} | -0.3 to AVCC + 0.3 | V |
| Operating temperature | D version product | T _{opr} | °C |
| | G version product | T _{opr} | °C |
| Storage temperature | T _{stg} | -55 to +125 | °C |

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. When the USB is not in use, do not leave the VCC_USB and VSS_USB pins open.

Connect the VCC_USB pin to VCC, and the VSS_USB pin to VSS, respectively.

Note 2. When the A/D converter is not in use, do not leave the AVCC0, VREFH0, VREFL0, AVSS0, AVCC, VREF, and AVSS pins open.

- When the 12-bit A/D converter is not in use

Connect the AVCC0 pin to AVCC, the VREFH0 pin to VREF, and the AVSS0 and VREFL0 pins to AVSS, respectively.

- When the 10-bit A/D converter is not in use

Connect the AVCC pin to AVCC0, the VREF pin to VREFH0, and the AVSS pin to AVSS0, respectively.

- When the 12-bit A/D converter and 10-bit A/D converter are not in use

Connect the AVCC0, VREFH0, AVCC, and VREF pins to VCC, and the AVSS0, VREFL0, and AVSS pins to VSS, respectively.

Table 5.6 Permissible Power Consumption (G version product only)

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

Condition 1: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = 3.0 to 3.6V, VREFH0 = 3.0 V to AVCC0, VREF = 3.0 V to AVCC

Condition 2: VCC = PLLVCC = 2.7 to 3.6 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0V
AVCC0 = AVCC = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VSS = PLLVSS = AVSS0 = AVSS = VREFL0 = 0V
AVCC0 = AVCC = 4.0 to 5.5V, VREFH0 = 4.0 V to AVCC0, VREF = 4.0 V to AVCC

Ta = -40 to +105°C. Ta is common to conditions 1 to 3.

| Item | Symbol | Typ. | Max. | Unit | Test Conditions |
|---------------------------------------|--------|------|------|------|-------------------|
| Total permissible power consumption*1 | Pd | — | 345 | mW | 85°C < Ta ≤ 105°C |

Note: • Please contact Renesas Electronics sales office for derating of operation under Ta = +85°C to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

Note 1. The total power consumption of the whole chip including output current.




Figure 5.20 I/O port Input Timing




Figure 5.21 MTU3 Input/Output Timing




Figure 5.22 MTU3 Clock Input Timing




Figure 5.23 GPT Input Capture Input Timing




Figure 5.24 GPT External Trigger Input Timing

5.4 USB Characteristics

Table 5.18 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

Condition 1: VCC = PLLVCC = VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

$T_a = T_{opr}$. T_a is common to conditions 1 to 3.

| Item | | Symbol | Min. | Max. | Unit | Test Conditions | |
|------------------------|--------------------------------|-------------------|------|--------|----------|----------------------------|----------------------------|
| Input characteristics | Input high level voltage | V_{IH} | 2.0 | — | V | | Figure 5.37 Figure 5.38 |
| | Input low level voltage | V_{IL} | — | 0.8 | V | | |
| | Differential input sensitivity | V_{DI} | 0.2 | — | V | DP - DM | |
| | Differential common mode range | V_{CM} | 0.8 | 2.5 | V | | |
| Output characteristics | Output high level voltage | V_{OH} | 2.8 | 3.6 | V | $I_{OH} = -200 \mu A$ | |
| | Output low level voltage | V_{OL} | 0.0 | 0.3 | V | $I_{OL} = 2 mA$ | |
| | Cross-over voltage | V_{CRS} | 1.3 | 2.0 | V | | |
| | Rise time | t_{Lr} | 4 | 20 | ns | | |
| | Fall time | t_{Lf} | 4 | 20 | ns | | |
| | Rise/fall time ratio | t_{Lr} / t_{Lf} | 90 | 111.11 | % | t_{Lr} / t_{Lf} | |
| | Output resistance | Z_{DRV} | 28 | 44 | Ω | $R_s = 24 \Omega$ included | |




Figure 5.37 DP and DM Output Timing (Full-Speed)




Figure 5.38 Test Circuit (Full-Speed)

Table 5.23 Characteristics of the Programmable Gain Amplifier

Note: Common standard values for conditions not given in the table are listed as "Condition 1" to "Condition 3" below.

Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

Condition 3: VCC = PLLVCC = 4.0 to 5.5 V, VCC_USB = 3.0 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

$T_a = T_{opr}$. T_a is common to conditions 1 to 3.

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|-------------------------------------|----------------------|-----------|---------------------|------|---------------------|------------|-----------------|
| Analog input capacitance | | C_{in} | — | — | 8 | pF | |
| Input offset voltage | | V_{off} | — | — | 8 | mV | |
| Input voltage range (V_{in}) | Gain \times 2.000 | V_{in} | 0.050 \times AVcc | — | 0.450 \times AVcc | V | |
| | Gain \times 2.500 | | 0.047 \times AVcc | — | 0.360 \times AVcc | | |
| | Gain \times 3.077 | | 0.045 \times AVcc | — | 0.292 \times AVcc | | |
| | Gain \times 3.636 | | 0.042 \times AVcc | — | 0.247 \times AVcc | | |
| | Gain \times 4.000 | | 0.040 \times AVcc | — | 0.212 \times AVcc | | |
| | Gain \times 4.444 | | 0.036 \times AVcc | — | 0.191 \times AVcc | | |
| | Gain \times 5.000 | | 0.033 \times AVcc | — | 0.170 \times AVcc | | |
| | Gain \times 5.714 | | 0.031 \times AVcc | — | 0.148 \times AVcc | | |
| | Gain \times 6.667 | | 0.029 \times AVcc | — | 0.127 \times AVcc | | |
| | Gain \times 10.000 | | 0.025 \times AVcc | — | 0.08 \times AVcc | | |
| | Gain \times 13.333 | | 0.023 \times AVcc | — | 0.06 \times AVcc | | |
| Slew rate | | SR | 10 | — | — | V/ μ s | |
| Gain error | Gain \times 2.000 | — | — | — | 1 | % % | |
| | Gain \times 2.500 | | — | — | 1 | | |
| | Gain \times 3.077 | | — | — | 1 | | |
| | Gain \times 3.636 | | — | — | 1.5 | | |
| | Gain \times 4.000 | | — | — | 1.5 | | |
| | Gain \times 4.444 | | — | — | 2 | | |
| | Gain \times 5.000 | | — | — | 2 | | |
| | Gain \times 5.714 | | — | — | 2 | | |
| | Gain \times 6.667 | | — | — | 3 | | |
| | Gain \times 10.000 | | — | — | 4 | | |
| | Gain \times 13.333 | | — | — | 4 | | |

5.7 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 5.26 Power-on Reset Circuit and Voltage Detection Circuit Characteristics (1)

Note: Common standard values for conditions not given in the table are listed as "Condition 1" and "Condition 2" below.

Condition 1: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0

Condition 2: VCC = PLLVCC = VCC_USB = 2.7 to 3.6 V, VSS = PLLVSS = VSS_USB = AVSS0 = AVSS = VREFL0 = 0 V
AVCC0 = AVCC = VREF = 4.0 to 5.5 V, VREFH0 = 4.0 V to AVCC0

T_a = T_{opr}. T_a is common to conditions 1 and 2.

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|------------------------------------|---------------------|------|------|------|------|-----------------------------|
| Voltage detection level | Power-on reset (POR) | V _{POR} | 2.46 | 2.58 | 2.7 | V | Figure 5.41 |
| | Voltage detection circuit (LVD0) | V _{DET0} | 2.7 | 2.82 | 2.94 | | Figure 5.42 |
| | Voltage detection circuit (LVD1)*1 | V _{DET1_8} | 2.75 | 2.90 | 3.05 | | Figure 5.43 |
| | | V _{DET1_9} | 2.70 | 2.85 | 3.00 | | |
| | | V _{DET1_A} | 2.73 | 2.88 | 3.03 | | |
| | Voltage detection circuit (LVD2)*2 | V _{DET2_8} | 2.75 | 2.9 | 3.05 | | Figure 5.44 |
| | | V _{DET2_9} | 2.70 | 2.85 | 3.00 | | |
| | | V _{DET2_A} | 2.73 | 2.88 | 3.03 | | |
| Internal reset time | Power-on reset (POR) | t _{POR} | | 9.7 | | ms | Figure 5.41 |
| | Voltage detection circuit (LVD0) | t _{LVD0} | | 9.7 | | | Figure 5.42 |
| | Voltage detection circuit (LVD1) | t _{LVD1} | | 0.9 | | | Figure 5.43 |
| | Voltage detection circuit (LVD2) | t _{LVD2} | | 0.9 | | | Figure 5.44 |
| Minimum VCC down time*3 | t _{VOFF} | 200 | — | — | | μs | Figure 5.41 and Figure 5.42 |
| Response delay time | t _{DET} | | | 200 | | μs | |
| LVD operation stabilization time (after LVD is enabled) | T _{d(E-A)} | | | 3 | | μs | Figure 5.41 to Figure 5.44 |
| Hysteresis width (LVD1 and LVD2) | V _{LVH} | | 80 | | | mV | |

Note 1. # in symbol V_{DET1_#} indicates the value of the LVDLVL.R.LVD1LVL[3:0] bits.

Note 2. # in symbol V_{DET2_#} indicates the value of the LVDLVL.R.LVD2LVL[3:0] bits.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{DET1}, and V_{DET2} for the POR/ LVD.

6.3.5 Timing of On-Chip Peripheral Modules

Table 6.11 Timing of On-Chip Peripheral Modules (1)

Conditions: VCC = 2.7 to 3.6 V, VSS = AVSS0 = VREFL0 = 0 V,
AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0,
Ta = T_{opr}

| Item | | Symbol | Min. | Max. | Unit ^{*1} | Test Conditions | |
|---------------|--|---|------|------|--------------------|-----------------|--|
| I/O ports | Input data pulse width | t _{PRW} | 1.5 | — | t _{Pcyc} | Figure 6.12 | |
| MTU3 | Input capture input pulse width | t _{TICW} | 3 | — | t _{PAcyc} | Figure 6.13 | |
| | | | 5 | — | | | |
| | Timer clock pulse width | t _{TCKWH} , t _{TCKWL} | 3 | — | t _{PAcyc} | | |
| | | | 5 | — | | | |
| | | | 5 | — | | | |
| POE3 | POE# input pulse width | t _{POEW} | 1.5 | — | t _{Pcyc} | Figure 6.16 | |
| GPT | Input capture input pulse width | t _{GTCW} | 3 | — | t _{PAcyc} | Figure 6.15 | |
| | | | 5 | — | | | |
| | External trigger input pulse width | t _{TETW} | 3 | — | t _{PAcyc} | | |
| | | | 5 | — | | | |
| SCI | Input clock cycle | t _{Scyc} | 4 | — | t _{Pcyc} | Figure 6.17 | |
| | | | 6 | — | | | |
| | Input clock pulse width | t _{SCKW} | 0.4 | 0.6 | t _{Scyc} | | |
| | Input clock rise time | t _{SCKr} | — | 20 | ns | | |
| | Input clock fall time | t _{SCKf} | — | 20 | ns | | |
| | Output clock cycle | t _{Scyc} | 16 | — | t _{Pcyc} | | |
| | | | 4 | — | | | |
| | Output clock pulse width | t _{SCKW} | 0.4 | 0.6 | t _{Scyc} | | |
| | Output clock rise time | t _{SCKr} | — | 20 | ns | | |
| | Output clock fall time | t _{SCKf} | — | 20 | ns | | |
| | Transmit data delay time | t _{TXD} | — | 40 | ns | Figure 6.18 | |
| | Receive data setup time | t _{RXS} | 40 | — | ns | | |
| | Receive data hold time | t _{RXH} | 40 | — | ns | | |
| A/D converter | 12-bit A/D converter trigger input pulse width | t _{TRGW} | 1.5 | — | t _{Pcyc} | Figure 6.19 | |

Note 1. t_{Pcyc}: PCLK cycle, t_{PAcyc}: PCLKA cycle

6.5 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Table 6.18 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

Conditions: VCC = 2.7 to 3.6 V, VSS = AVSS0 = VREFL0 = 0 V,
AVCC0 = 3.0 to 3.6 V, VREFH0 = 3.0 V to AVCC0,
Ta = T_{opr}

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|----------------------------------|---------------------|------|------|------|------|-------------------------------|
| Voltage detection level | Power-on reset (POR) | V _{POR} | 2.5 | 2.6 | 2.7 | V | Figure 6.26 |
| | Voltage detection circuit (LVD0) | V _{DET0} | 2.7 | 2.8 | 2.9 | | Figure 6.27 |
| | Voltage detection circuit (LVD1) | V _{DET1} | 2.80 | 2.95 | 3.10 | | |
| | Voltage detection circuit (LVD2) | V _{DET2} | 2.80 | 2.95 | 3.10 | | |
| Internal reset time | Power-on reset (POR) | t _{POR} | — | 4.6 | — | ms | Figure 6.26 |
| | Voltage detection circuit (LVD0) | t _{LVDO} | — | 4.6 | — | | Figure 6.27 |
| | Voltage detection circuit (LVD1) | t _{LVD1} | — | 0.9 | — | | Figure 6.28 |
| | Voltage detection circuit (LVD2) | t _{LVD2} | — | 0.9 | — | | Figure 6.29 |
| Minimum VCC down time ^{*1} | | t _{VOFF} | 200 | — | — | μs | Figure 6.26, Figure 6.27 |
| Response delay time | | t _{det} | — | — | 200 | μs | Figure 6.26 to Figure 6.29 |
| LVD operation stabilization time (after LVD is enabled) | | T _{d(E-A)} | — | — | 3 | μs | Figure 6.28 |
| Hysteresis width (LVD1 and LVD2) | | V _{LHV} | — | 80 | — | mV | Figure 6.29 |

Note 1. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{DET1}, and V_{DET2} for the POR/ LVD.




Figure 6.26 Power-on Reset Timing




Figure 6.27 Voltage Detection Circuit Timing (V_{DET0})

Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date | Description | | Classification |
|------|--------------|---|--|-----------------------------------|
| | | Page | Summary | |
| 2.20 | Mar 31, 2016 | 1. Overview | | |
| | | 2 to 8 | Table 1.1 Outline of Specifications, Note 1 changed | TN-RX*-A086A/E |
| | | 10 to 13 | Table 1.3 List of Products, changed | TN-RX*-A086A/E |
| | | 16 | Table 1.4 Pin Functions, changed | |
| | | 27 to 30 | Table 1.5 List of Pins and Pin Functions (144-Pin LQFP), changed | |
| | | 30 | Table 1.5 List of Pins and Pin Functions (144-Pin LQFP), Note 1 added | |
| | | 31 to 34 | Table 1.6 List of Pins and Pin Functions (120-Pin LQFP), changed | |
| | | 35 to 38 | Table 1.7 List of Pins and Pin Functions (112-Pin LQFP), changed | |
| | | 38 | Table 1.7 List of Pins and Pin Functions (112-Pin LQFP), Note 1 added | |
| | | 4. I/O Registers | | |
| | | 54 | (4) Notes on Sleep Mode and Mode Transition, added | TN-RX*-A140A/E |
| | | 55 to 102 | Table 4.1 List of I/O Registers (Address Order), changed | TN-RX*-A086A/E, TN-RX*-A140A/E |
| | | 5. Electrical Characteristics [144-, 120-, 112- and 100-Pin Versions] | | |
| | | 103 | Table 5.1 Absolute Maximum Ratings, changed | TN-RX*-A086A/E |
| | | 106 | Table 5.4 DC Characteristics (3), changed | |
| | | 107 | Table 5.5 Permissible Output Currents, changed | |
| | | 108 | Table 5.6 Permissible Power Consumption (G version product only), title changed, notes added | TN-RX*-A086A/E |
| | | 111 | Table 5.9 Clock Timing, changed | TN-RX*-A097A/E |
| | | 112 | Figure 5.6 LOCO, IWDTCLOCK Clock Oscillation Start Timing, title changed | TN-RX*-A097A/E |
| | | 112 | Figure 5.6 LOCO, IWDTCLOCK Clock Oscillation Start Timing, changed | TN-RX*-A097A/E |
| | | 124 | Table 5.16 Timing of On-Chip Peripheral Modules (1), changed | TN-RX*-A121A/E |
| | | 125 | Table 5.16 Timing of On-Chip Peripheral Modules (2), changed | TN-RX*-A121A/E |
| | | 126 | Table 5.16 Timing of On-Chip Peripheral Modules (3), changed | TN-RX*-A121A/E |
| | | 127 | Table 5.16 Timing of On-Chip Peripheral Modules (4), changed | |
| | | 129 | Table 5.17 Timing of the PWM Delay Generation Circuit | TN-RX*-A086A/E |
| | | 132 | Figure 5.30 RSPI Timing (Master, CPHA = 0) (Bit Rate: PCLKB Division Ratio Set to a Value Other Than 1/2) and Simple SPI Timing (Master, CKPH = 1), title and figure changed | |
| | | 133 | Figure 5.32 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Division Ratio Set to a Value Other Than 1/2) and Simple SPI Timing (Master, CKPH = 0), title changed | |
| | | 134 | Figure 5.34 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1), title changed | |
| | | 135 | Figure 5.35 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0), title changed | |
| | | 136 | Table 5.18 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics), Condition 1, 2 changed | TN-RX*-A086A/E |
| | | 143 | Table 5.26 Power-on Reset Circuit and Voltage Detection Circuit Characteristics (1), changed | |
| | | 6. Electrical Characteristics [64- and 48-Pin Versions] | | |
| | | 150 | Table 6.1 Absolute Maximum Ratings, changed | TN-RX*-A086A/E |
| | | 153 | Table 6.5 Permissible Power Consumption (G version product only), title changed, note added | TN-RX*-A086A/E |
| | | 154 | Table 6.7 Clock Timing, changed | TN-RX*-A097A/E |
| | | 155 | Figure 6.3 LOCO, IWDTCLOCK Clock Oscillation Start Timing, title changed | TN-RX*-A097A/E |
| | | 155 | Figure 6.3 LOCO, IWDTCLOCK Clock Oscillation Start Timing, changed | TN-RX*-A097A/E |
| | | 161 | Table 6.12 Timing of On-Chip Peripheral Modules (2), changed | |
| | | 170 | Table 6.18 Power-on Reset Circuit and Voltage Detection Circuit Characteristics, changed | |