



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


| Product Status | Active |
|----------------------------|--------------------------------------------------------------------------|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 30MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, Cap Sense, DMA, POR, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | <u> </u> |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 12x12b |
| Oscillator Type | External, Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc844m201jbd64e |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

7. Pinning information

7.1 Pinning



LPC84x

Table 4.Pin description

| Symbol | P64 | P48 | HVQFN48 | HVQFN33 | | Reset state ^[1] | Туре | Description |
|------------------|---------|--------|---------|----------------|-----|-------------------------------|------|----------------------------------------------------------------------|
| | LQFP64 | LQFP48 | ΗVQ | НΛΩ | | | | |
| PIO0_31/CAPT_X0 | 13 | 9 | 9 | - | [5] | I; PU | 10 | PIO0_31 — General-purpose port 0 input/output 31. |
| | | | | | | | | CAPT_X0 — Capacitive Touch X sensor 0. |
| PIO1_0/CAPT_X1 | 15 | 11 | 11 | - | [5] | I; PU | Ю | PIO1_0 — General-purpose port 1 input/output 0. |
| | | | | | | | | CAPT_X1 — Capacitive Touch X sensor 1. |
| PIO1_1/CAPT_X2 | 18 | 14 | 14 | - | [5] | I; PU | Ю | PIO1_1 — General-purpose port 1 input/output 1. |
| | | | | | | | | CAPT_X2 — Capacitive Touch X sensor 2. |
| PIO1_2/CAPT_X3 | 20 | 16 | 16 | - | [5] | I; PU | Ю | PIO1_2 — General-purpose port 1 input/output 2. |
| | | | | | | | | CAPT_X3 — Capacitive Touch X sensor 3. |
| PIO1_3/CAPT_X4 | 29 | 21 | 21 | - | [5] | I; PU | Ю | PIO1_3 — General-purpose port 1 input/output 3. |
| | | | | | | | | CAPT_X4 — Capacitive Touch X sensor 4. |
| PIO1_4/CAPT_X5 | 31 | 23 | 23 | - | [5] | I; PU | Ю | PIO1_4 — General-purpose port 1 input/output 4. |
| | | | | | | | | CAPT_X5 — Capacitive Touch X sensor 5. |
| PIO1_5/CAPT_X6 | 35 | 27 | 27 | - | [5] | I; PU | Ю | PIO1_5 — General-purpose port 1 input/output 5. |
| | | | | | | | | CAPT_X6 — Capacitive Touch X sensor 6. |
| PIO1_6/CAPT_X7 | 38 | 28 | 28 | - | [5] | I; PU | Ю | PIO1_6 — General-purpose port 1 input/output 6. |
| | | | | | | | | CAPT_X7 — Capacitive Touch X sensor 7. |
| PIO1_7/CAPT_X8 | 47 | 35 | 35 | - | [5] | I; PU | Ю | PIO1_7 — General-purpose port 1 input/output 7. |
| | | | | | | | | CAPT_X8 — Capacitive Touch X sensor 8. |
| PIO1_8/CAPT_YL | 1 | 1 | 1 | - | [5] | I; PU | Ю | PIO1_8 — General-purpose port 1 input/output 8. |
| | | | | | | | | CAPT_YL — Capacitive Touch Y Low. |
| PIO1_9/CAPT_YH | 3 | 3 | 3 | - | [5] | I; PU | Ю | PIO1_9 — General-purpose port 1 input/output 9. |
| | | | | | | | | CAPT_YH — Capacitive Touch Y High. |
| PIO1_10 | 64 | - | - | - | [5] | I; PU | Ю | PIO1_10 — General-purpose port 1 input/output 10. |
| PIO1_11 | 62 | - | - | - | [5] | I; PU | Ю | PIO1_11 — General-purpose port 1 input/output 11. |
| PIO1_12 | 9 | - | - | - | [5] | I; PU | Ю | PIO1_12 — General-purpose port 1 input/output 12. |
| PIO1_13 | 11 | - | - | - | [5] | I; PU | Ю | PIO1_13 — General-purpose port 1 input/output 13. |
| PIO1_14 | 22 | - | - | - | [5] | I; PU | Ю | PIO1_14 — General-purpose port 1 input/output 14. |
| PIO1_15 | 24 | - | - | - | [5] | I; PU | Ю | PIO1_15 — General-purpose port 1 input/output 15. |
| PIO1_16 | 36 | - | - | - | [5] | I; PU | Ю | PIO1_16 — General-purpose port 1 input/output 16. |
| PIO1_17 | 37 | - | - | - | [5] | I; PU | Ю | PIO1_17 — General-purpose port 1 input/output 17. |
| PIO1_18 | 43 | - | - | - | [5] | I; PU | Ю | PIO1_18 — General-purpose port 1 input/output 18. |
| PIO1_19 | 44 | - | - | - | [5] | I; PU | Ю | PIO1_19 — General-purpose port 1 input/output 19. |
| PIO1_20 | 56 | - | - | - | [5] | I; PU | Ю | PIO1_20 — General-purpose port 1 input/output 20. |
| PIO1_21 | 59 | - | - | - | [5] | I; PU | Ю | PIO1_21 — General-purpose port 1 input/output 21. |
| V _{DD} | 7;26;39 | 29 | 29 | 19 | | - | - | Supply voltage for the I/O pad ring, the and core voltage regulator. |
| V _{DDA} | 52 | 40 | 40 | | | | | Analog supply voltage. |
| V _{SS} | 8;25;40 | 30 | 30 | 33 <u>[11]</u> | | - | - | Ground. |

All information provided in this document is subject to legal disclaimers.

8.7 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC) is part of the Cortex-M0+. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

8.7.1 Features

- Nested Vectored Interrupt Controller is a part of the Arm Cortex-M0+.
- Tightly coupled interrupt controller provides low interrupt latency.
- Controls system exceptions and peripheral interrupts.
- Supports 32 vectored interrupts.
- In the LPC84x, the NVIC supports vectored interrupts for each of the peripherals and the eight pin interrupts.
- Four programmable interrupt priority levels with hardware priority level masking.
- Software interrupt generation using the Arm exceptions SVCall and PendSV.
- Supports NMI.

8.7.2 Interrupt sources

Each peripheral device has at least one interrupt line connected to the NVIC but can have several interrupt flags. Individual interrupt flags can also represent more than one interrupt source.

8.8 System tick timer

The Arm Cortex-M0+ includes a 24-bit system tick timer (SysTick) that is intended to generate a dedicated SysTick exception at a fixed time interval (typically 10 ms).

8.9 I/O configuration

The IOCON block controls the configuration of the I/O pins. Each digital or mixed digital/analog pin with the PIO0_n designator (except the true open-drain pins PIO0_10 and PIO0_11) in <u>Table 4</u> can be configured as follows:

- Enable or disable the weak internal pull-up and pull-down resistors.
- Select a pseudo open-drain mode. The input cannot be pulled up above V_{DD}. The pins are not 5 V tolerant when V_{DD} is grounded.
- Program the input glitch filter with different filter constants using one of the IOCON divided clock signals (IOCONCLKCDIV, see <u>Figure 11 "LPC84x clock generation</u>"). You can also bypass the glitch filter.
- Invert the input signal.
- Hysteresis can be enabled or disabled.
- For pins PIO0_10 and PIO0_11, select the I2C-mode and output driver for standard digital operation, for I2C standard and fast modes, or for I2C Fast mode+.
- The switch matrix setting enables the analog input mode on pins with analog and digital functions. Enabling the analog mode disconnects the digital functionality.

Remark: The functionality of each I/O pin is flexible and is determined entirely through the switch matrix. See <u>Section 8.10</u> for details.

- Reset timer on match with optional interrupt generation.
- Shadow registers are added for glitch-free PWM output.
- For each timer, up to four external outputs corresponding to match registers with the following capabilities (the number of match outputs for each timer that are actually available on device pins can vary by device):
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.
- The timer and prescaler may be configured to be cleared on a designated capture
 - event. This feature permits easy pulse width measurement by clearing the timer on

the leading edge of an input pulse and capturing the timer value on the trailing edge.

• Up to four match registers can be configured for PWM operation, allowing up to three single edged controlled PWM outputs. (The number of match outputs for each timer that are actually available on device pins can vary by device.)

8.20 Multi-Rate Timer (MRT)

The Multi-Rate Timer (MRT) provides a repetitive interrupt timer with four channels. Each channel can be programmed with an independent time interval, and each channel operates independently from the other channels.

8.20.1 Features

- 31-bit interrupt timer
- · Four channels independently counting down from individually set values
- Bus stall, repeat and one-shot interrupt modes


8.21 Windowed WatchDog Timer (WWDT)

The watchdog timer resets the controller if software fails to service the watchdog timer periodically within a programmable time window.

8.21.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.
- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.

© NXP Semiconductors N.V. 2018. All rights reserved.



8.23.1 Features

- Selectable 0 mV, 10 mV (\pm 5 mV), and 20 mV (\pm 10 mV), 40 mV (\pm 20 mV) input hysteresis.
- Two selectable external voltages (V_{DD} or ACMPV_{REF}); fully configurable on either positive or negative input channel.
- Internal voltage reference from band gap selectable on either positive or negative input channel.
- 32-stage voltage ladder with the internal reference voltage selectable on either the positive or the negative input channel.
- Voltage ladder source voltage is selectable from an external pin or the main 3.3 V supply voltage rail.
- Voltage ladder can be separately powered down for applications only requiring the comparator function.
- Interrupt output is connected to NVIC.
- Comparator level output is connected to output pin ACMP_O.
- One comparator output is internally collected to the ADC trigger input multiplexer.

8.24 Analog-to-Digital Converter (ADC)

The ADC supports a resolution of 12 bit and fast conversion rates of up to 1.2 MSamples/s. Sequences of analog-to-digital conversions can be triggered by multiple sources. Possible trigger sources are the pin triggers, the SCT output SCT_OUT3, the analog comparator output, and the Arm TXEV.

- Supports CPU PIO or DMA back-to-back transfer.
- Accept any size of data width per write: 8, 16 or 32-bit.
 - 8-bit write: 1-cycle operation.
 - 16-bit write: 2-cycle operation (8-bit x 2-cycle).
 - 32-bit write: 4-cycle operation (8-bit x 4-cycle).

8.27 Clocking and power control

8.27.1 Crystal and internal oscillators

The LPC84x include four independent oscillators:

- 1. The crystal oscillator (SysOsc) operating at frequencies between 1 MHz and 25 MHz.
- 2. Free Running Oscillator.
- 3. Watchdog Oscillator
- 4. Low Power Oscillator

Each oscillator, except the low-frequency oscillator, can be used for more than one purpose as required in a particular application.

Following reset, the LPC84x operates from the FRO until switched by software allowing the part to run without any external crystal and the bootloader code to operate at a known frequency.

See Figure 11 for an overview of the LPC84x clock generation.

8.27.1.1 Free Running Oscillator (FRO)

The FRO oscillator provides the default clock at reset and provides a clean system clock shortly after the supply pins reach operating voltage.

- This oscillator provides a selectable 18 MHz, 24 MHz, and 30 MHz outputs that can be used as a system clock. Also, these outputs can be divided down to 1.125 MHz, 1.5 MHz, 1.875 MHz, 9 MHz, 12 MHz, and 15 MHz for system clock.
- The FRO is trimmed to ±1 % accuracy over the entire voltage and temperature range of 0 C to 70 C.
- By default, the fro_oscout is 24 MHz and is divided by 2 to provide a default system (CPU) clock frequency of 12 MHz.

8.27.1.2 Crystal Oscillator (SysOsc)


The crystal oscillator can be used as the clock source for the CPU, with or without using the PLL.

The SysOsc operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the system PLL.

8.27.1.3 Internal Low-power Oscillator and Watchdog Oscillator (WDOsc)

The nominal frequency of the WDOsc is programmable between 9.4 kHz and 2.3 MHz. The frequency spread over silicon process variations is \pm 40%.

The WDOsc is a dedicated oscillator for the windowed WWDT.



8.29 Emulation and debugging

Debug functions are integrated into the Arm Cortex-M0+. Serial wire debug functions are supported in addition to a standard JTAG boundary scan. The Arm Cortex-M0+ is configured to support up to four breakpoints and two watch points.

The Micro Trace Buffer is implemented on the LPC84x.

The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the Arm SWD debug (RESET = HIGH). The Arm SWD debug port is disabled while the LPC84x is in reset. The JTAG boundary scan pins are selected by hardware when the part is in boundary scan mode (see <u>Table 4</u>).

To perform boundary scan testing, follow these steps:

- 1. Erase any user code residing in flash.
- 2. Power up the part with the $\overline{\text{RESET}}$ pin pulled HIGH externally.
- 3. Wait for at least 250 μ s.
- 4. Pull the RESET pin LOW externally.
- 5. Perform boundary scan operations.
- 6. Once the boundary scan operations are completed, assert the TRST pin to enable the SWD debug mode, and release the RESET pin (pull HIGH).

Remark: The JTAG interface cannot be used for debug purposes.

Product data sheet

11.4 Peripheral power consumption

The supply current per peripheral is measured as the difference in supply current between the peripheral block enabled and the peripheral block disabled in the SYSAHBCLKCFG and PDRUNCFG (for analog blocks) registers. All other blocks are disabled in both registers and no code accessing the peripheral is executed. Measured on a typical sample at T_{amb} = 25 °C.

The supply currents are shown for FRO clock frequencies of 12 MHz and 30 MHz.

Table 14. Power consumption for individual analog and digital blocks

| Peripheral | Typical s | upply current in | μA | Notes |
|------------------------------------|-----------|------------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| | System of | clock frequency | = | |
| | n/a | 12 MHz | 30 MHz | |
| FRO | 89 | - | - | System oscillator running; PLL off; independent of main clock frequency; FRO = 24 MHz. FRO output disabled. |
| System oscillator at 12 MHz | 243 | - | - | FRO running; PLL off; independent of main clock frequency. |
| Watchdog oscillator | 1 | - | - | FRO; PLL off; independent of main clock frequency. |
| BOD | 42 | - | - | Independent of main clock frequency. |
| Flash | 273 | - | - | - |
| Main PLL | 156 | - | - | FRO (24 MHz) running; Main clock running at fro_div (12 MHz) |
| CLKOUT | - | 25 | 61 | Main clock divided by 4 in the CLKOUTDIV register. Not connected to pin. |
| ROM | - | 35 | 86 | - |
| GPIO + pin interrupt/pattern match | - | 159 | 384 | GPIO pins configured as outputs and set to LOW. Direction and pin state are maintained if the GPIO is disabled in the SYSAHBCLKCFG register. |
| SWM | - | 85 | 206 | - |
| IOCON | - | 80 | 193 | - |
| SCTimer/PWM | - | 172 | 419 | - |
| CTimer | | 51 | 123 | |
| MRT | - | 102 | 245 | - |
| WWDT | - | 28 | 70 | - |
| I2C0 | - | 54 | 131 | - |
| I2C1 | - | 47 | 115 | - |
| I2C2 | - | 44 | 106 | - |
| I2C3 | - | 60 | 145 | - |
| SPI0 | - | 43 | 106 | - |
| SPI1 | - | 44 | 107 | - |
| USART0 | - | 53 | 128 | - |
| USART1 | - | 53 | 130 | - |
| USART2 | - | 46 | 90 | - |

11.5 Pin characteristics


Table 15. Static characteristics, pin characteristics


 $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

| Symbol | Parameter | Conditions | | Min | Typ <u>[1]</u> | Max | Unit |
|----------------------------------------------|--------------------------------------------------------------|---------------------------------------------------------------------------|---------|--------------------|----------------|-----------------|------|
| Standard | port pins configured as d | ligital pins, RESET | | | | | 1 |
| IIL | LOW-level input current | V _I = 0 V; on-chip pull-up resistor disabled | | - | 0.5 | 10 <u>[2]</u> | nA |
| I _{IH} | HIGH-level input current | $V_I = V_{DD}$; on-chip pull-down resistor disabled | | - | 0.5 | 10[2] | nA |
| I _{OZ} | OFF-state output current | $V_O = 0 V$; $V_O = V_{DD}$; on-chip pull-up/down resistors disabled | | - | 0.5 | 10 <u>[2]</u> | nA |
| VI | input voltage | $V_{DD} \ge 1.8 \text{ V}$; 5 V tolerant pins except PIO0_6 | | 0 | - | 5 | V |
| | | V _{DD} = 0 V | | 0 | - | 3.6 | V |
| Vo | output voltage | output active | | 0 | - | V _{DD} | V |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD} | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | $0.3V_{DD}$ | V |
| V _{hys} | hysteresis voltage | | | - | 0.4 | - | V |
| V _{OH} | HIGH-level output | I _{OH} = 4 mA; 2.5 V <= V _{DD} <= 3.6 V | | $V_{DD}-0.4$ | - | - | V |
| | voltage | I _{OH} = 3 mA; 1.8 V <= V _{DD} < 2.5 V | | $V_{DD}-0.5$ | - | - | V |
| V _{OL} | LOW-level output | I _{OL} = 4 mA; 2.5 V <= V _{DD} <= 3.6 V | | - | - | 0.5 | V |
| voltage | I _{OL} = 3 mA; 1.8 V <= V _{DD} < 2.5 V | | - | - | 0.5 | V | |
| I _{OH} HIGH-level output current | $V_{OH} = V_{DD} - 0.4 V;$ 2.5 V $\leq V_{DD} \leq 3.6 V$ | | 4 | - | - | mA | |
| | $V_{OH} = V_{DD} - 0.5 V;$ 1.8 V $\leq V_{DD}$ < 2.5 V | | 3 | - | - | mA | |
| I _{OL} | LOW-level output current | $V_{OL} = 0.5 V \\ 2.5 V \le V_{DD} \le 3.6 V$ | | 4 | - | - | mA |
| | | $1.8 \text{ V} \le \text{V}_{\text{DD}}$ < 2.5 V | | 3 | - | - | mA |
| I _{OHS} | HIGH-level short-circuit output current | V _{OH} = 0 V | [5] | - | - | 45 | mA |
| I _{OLS} | LOW-level short-circuit output current | V _{OL} = V _{DD} | [5] | - | - | 50 | mA |
| I _{pd} | pull-down current | V ₁ = 5 V | [6] | 10 | 50 | 150 | μA |
| I _{pu} | pull-up current | V ₁ = 0 V; | [6] | | | | |
| | | $2.0~V \leq V_{DD} \leq 3.6~V$ | | 15 | 50 | 85 | μA |
| | $1.8~V \leq V_{DD} < 2.0~V$ | | 10 | 50 | 85 | | |
| | | $V_{DD} < V_{I} < 5 V$ | | 0 | 0 | 0 | μA |
| High-drive | output pin configured a | s digital pin (PIO0_2, PIO0_3, PIO0_ | 12, and | PIO0_16) | | | |
| IIL | LOW-level input current | V _I = 0 V; on-chip pull-up resistor disabled | | - | 0.5 | 10 <u>[2]</u> | nA |
| IIH | HIGH-level input current | $V_I = V_{DD}$; on-chip pull-down resistor disabled | | - | 0.5 | 10[2] | nA |

| Symbol | Parameter | Parameter Conditions | | Min | Typ <u>[1]</u> | Max | Unit |
|----------------------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------|-----|--------------------|---------------------|-------------------|------|
| I _{OZ} | OFF-state output current | $V_{O} = 0 V; V_{O} = V_{DD};$ on-chip pull-up/down resistors disabled | | - | 0.5 | 10 ^[2] | nA |
| / _I input voltage | | $V_{DD} \ge 1.8 V$ | | 0 | - | 5.0 | V |
| | | V _{DD} = 0 V | | 0 | - | 3.6 | V |
| Vo | output voltage | output active | | 0 | - | V _{DD} | V |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD} | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | $0.3V_{DD}$ | V |
| V _{hys} | hysteresis voltage | | | - | 0.4 | - | V |
| V _{OH} | HIGH-level output | I _{OH} = 20 mA; 2.5 V <= V _{DD} < 3.6 V | | $V_{DD}-0.5$ | - | - | V |
| | voltage | I _{OH} = 12 mA; 1.8 V <= V _{DD} < 2.5 V | | $V_{DD}-0.5$ | - | - | V |
| V _{OL} | LOW-level output voltage | I _{OL} = 4 mA 2.5 V <= V _{DD} < 3.6 V | | - | - | 0.5 | V |
| | | I _{OL} = 3 mA 1.8 V <= V _{DD} < 2.5 V | | - | - | 0.5 | V |
| I _{OH} HIGH-level output current | | $V_{OH} = V_{DD} - 0.5 V;$ 2.5 V <= $V_{DD} < 3.6 V$ | | 20 | - | - | mA |
| | | $V_{OH} = V_{DD} - 0.5 V;$ 1.8 V <= $V_{DD} < 2.5 V$ | | 12 | - | - | mA |
| I _{OL} | LOW-level output current | $V_{OL} = 0.5 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$ | | 4 | - | - | mA |
| | | $1.8 \text{ V} \le \text{V}_{DD} \le 2.5 \text{ V}$ | | 3 | - | - | mA |
| I _{OLS} | LOW-level short-circuit output current | V _{OL} = V _{DD} | [5] | - | - | 50 | mA |
| I _{pd} | pull-down current | V ₁ = 5 V | [6] | 10 | 50 | 150 | μA |
| I _{pu} | pull-up current | $V_1 = 0 V$ | [6] | -10 | -50 | -85 | μA |
| | | $V_{DD} < V_{I} < 5 V$ | | 0 | 0 | 0 | μA |
| l²C-bus p | ins (PIO0_10 and PIO0_11 |) | | | | | |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD} | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | $0.3V_{DD}$ | V |
| V _{hys} | hysteresis voltage | | | - | 0.05V _{DD} | - | V |
| I _{OL} | LOW-level output current | V _{OL} = 0.5 V; I ² C-bus pins configured as standard mode pins | | | | | |
| | | 2.5 V <= V _{DD} < 3.6 V | | 3.5 | - | - | mA |
| | | 1.8 V <= V _{DD} < 2.5 V | | 3 | - | - | mΑ |
| I _{OL} | LOW-level output current | V _{OL} = 0.5 V; I ² C-bus pins configured as Fast-mode Plus pins; | | | | | |
| | | 2.5 V <= V _{DD} < 3.6 V | | 20 | - | - | mΑ |
| | | 1.8 V <= V _{DD} < 2.5 V | | 16 | - | - | mΑ |

Table 15. Static characteristics, pin characteristics ... continued $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.





12. Dynamic characteristics

12.1 Flash memory

Table 16. Flash characteristics

 $T_{amb} = -40 \text{ }^{\circ}\text{C}$ to +105 $\text{}^{\circ}\text{C}$. Based on JEDEC NVM qualification. Failure rate < 10 ppm for parts as specified below.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-------------------|---------------------|----------------------------------------------------------------------------------------|-----|-------|--------|------|--------|
| N _{endu} | endurance | | [1] | 10000 | 100000 | - | cycles |
| t _{ret} | retention time | powered | | 10 | 20 | - | years |
| | | not powered | | 20 | 40 | - | years |
| t _{er} | erase time | page or multiple consecutive pages, sector or multiple consecutive sectors | | 95 | 100 | 105 | ms |
| t _{prog} | programming time | | [2] | 0.95 | 1 | 1.05 | ms |

[1] Number of program/erase cycles.

[2] Programming times are given for writing 64 bytes to the flash. T_{amb} <= +85 °C. Flash programming with IAP calls (see LPC84x user manual).</p>

12.2 FRO

Table 17. Dynamic characteristic: FRO

| $T_{amb} = -40$ | °C to +105 | °C; 1.8 V | $l \leq V_{DD}$ | <i>≤</i> 3.6 | V. |
|-----------------|------------|-----------|-----------------|--------------|----|
|-----------------|------------|-----------|-----------------|--------------|----|

| | $10 + 103$ C, 1.8 V \leq V | JD ≤ 3.0 V. | 1 | |
|----------------------|--------------------------------|------------------------------------------|-----------|------|
| Symbol | Min | Typ <u>[1]</u> | Max | Unit |
| FRO clock from | equency; Condition: | 0 °C \leq T _{amb} \leq 70 ° | C | |
| f _{osc(RC)} | 18 -1 % | 18 | 18 +1 % | MHz |
| f _{osc(RC)} | 24 -1 % | 24 | 24 +1 % | MHz |
| f _{osc(RC)} | 30 -1 % | 30 | 30 +1 % | MHz |
| FRO clock fro | equency; Condition: | $-20 \ ^{\circ}C \leq T_{amb} \leq 7$ | 0 °C | L |
| f _{osc(RC)} | 18 -2 % | 18 | 18 +1 % | MHz |
| f _{osc(RC)} | 24 -2 % | 24 | 24 +1 % | MHz |
| f _{osc(RC)} | 30 -2 % | 30 | 30 +1 % | MHz |
| FRO clock from | equency; Condition: | $-40 \text{ °C} \leq T_{amb} \leq 1$ | 05 °C | |
| f _{osc(RC)} | 18 -3.5 % | 18 | 18 +2.5 % | MHz |
| f _{osc(RC)} | 24 -3.5 % | 24 | 24 +2.5 % | MHz |
| f _{osc(RC)} | 30 -3.5 % | 30 | 30 +2.5 % | MHz |

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

12.8 USART interface


The actual USART bit rate depends on the delays introduced by the external trace, the external device, system clock (CCLK), and capacitive loading. Excluding delays introduced by external device and PCB, the maximum supported bit rate for USART master synchronous mode is 10 Mbit/s, and the maximum supported bit rate for USART slave synchronous mode is 10 Mbit/s.

Remark: USART functions can be assigned to all digital pins. The characteristics are valid for all digital pins except the open-drain pins PIO0_10 and PIO0_11.

Table 24. USART dynamic characteristics

 $T_{amb} = -40$ °C to 105 °C; 1.8 V <= V_{DD} <= 3.6 V unless noted otherwise; $C_L = 10 \text{ pF}$; input slew = 10 ns. Simulated parameters sampled at the 30 %/70 % level of the falling or rising edge; values guaranteed by design.

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|--------------------------|-----------------------------------|-----|-----|------|
| USART maste | er (in synchronous mode) | | | I | |
| t _{su(D)} | data input set-up time | 3.0 V <= V _{DD} <= 3.6 V | 31 | - | ns |
| | | 1.8 V <= V _{DD} < 3.0 V | 42 | | |
| t _{h(D)} | data input hold time | | 0 | - | ns |
| t _{v(Q)} | data output valid time | | 0 | 7 | ns |
| USART slave | (in synchronous mode) | <u>.</u> | | | |
| t _{su(D)} | data input set-up time | | 5 | - | ns |
| t _{h(D)} | data input hold time | | 5 | - | ns |
| t _{v(Q)} | data output valid time | 3.0 V <= V _{DD} <= 3.6 V | 0 | 35 | ns |
| | | 1.8 V <= V _{DD} < 3.0 V | 0 | 46 | ns |



13. Characteristics of analog peripherals

13.1 BOD


Table 26. BOD static characteristics^[1]


 $T_{amb} = 25 \ ^{\circ}C.$


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|-------------------|-------------------|------|------|-----|------|
| V _{th} | threshold voltage | interrupt level 1 | | | | |
| | | assertion | - | 2.25 | - | V |
| | | de-assertion | - | 2.38 | - | V |
| | | interrupt level 2 | | | | |
| | | assertion | - | 2.55 | - | V |
| | | de-assertion | - | 2.66 | - | V |
| | | interrupt level 3 | | | | |
| | | assertion | - | 2.84 | - | V |
| | de-assertion | - | 2.92 | - | V | |
| | reset level 0 | | | | | |
| | | assertion | - | 1.84 | - | V |
| | | de-assertion | - | 1.97 | - | V |
| | | reset level 1 | | | | |
| | | assertion | - | 2.05 | - | V |
| | | de-assertion | - | 2.18 | - | V |
| | | reset level 2 | | | | |
| | | assertion | - | 2.35 | - | V |
| | | de-assertion | - | 2.47 | - | V |
| | | reset level 3 | | | | |
| | | assertion | - | 2.63 | - | V |
| | | de-assertion | - | 2.76 | - | V |

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *the* LPC84x *user manual*. Interrupt level 0 is reserved.

69 of 97







20. Legal information

20.1 Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

20.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

20.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Product data sheet

All information provided in this document is subject to legal disclaimers.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

21. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

95 of 97