

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 30MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, Cap Sense, DMA, POR, PWM, WDT |
| Number of I/O | 29 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 12x12b |
| Oscillator Type | External, Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-HVQFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc844m201jhi33y |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- ♦ Supports In-System Programming (ISP) through USART, SPI, and I²C.
- ◆ FAIM API.
- ♦ FRO API.
- On-chip ROM APIs for integer divide.
- Digital peripherals:
 - High-speed GPIO interface connected to the Arm Cortex-M0+ I/O bus with up to 54 General-Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors, programmable open-drain mode, input inverter, and digital filter. GPIO direction control supports independent set/clear/toggle of individual bits.
 - ◆ High-current source output driver (20 mA) on four pins.
 - ◆ High-current sink driver (20 mA) on two true open-drain pins.
 - GPIO interrupt generation capability with boolean pattern-matching feature on eight GPIO inputs.
 - Switch matrix for flexible configuration of each I/O pin function.
 - ◆ CRC engine.
 - ◆ DMA with 25 channels and 13 trigger inputs.
 - ◆ Capacitive Touch Interface.
- Timers:
 - One SCTimer/PWM with five input and seven output functions (including capture and match) for timing and PWM applications. Inputs and outputs can be routed to or from external pins and internally to or from selected peripherals. Internally, the SCTimer/PWM supports 8 match/captures, 8 events, and 8 states.
 - One 32-bit general purpose counter/timer, with four match outputs and three capture inputs. Supports PWM mode, external count, and DMA.
 - Four channel Multi-Rate Timer (MRT) for repetitive interrupt generation at up to four programmable, fixed rates.
 - Self-Wake-up Timer (WKT) clocked from either Free Running Oscillator (FRO), a low-power, low-frequency internal oscillator, or an external clock input in the always-on power domain.
 - Windowed Watchdog timer (WWDT).
- Analog peripherals:
 - One 12-bit ADC with up to 12 input channels with multiple internal and external trigger inputs and with sample rates of up to 1.2 Msamples/s. The ADC supports two independent conversion sequences.
 - ◆ Comparator with five input pins and external or internal reference voltage.
 - ♦ Two 10-bit DACs.
- Serial peripherals:
 - Five USART interfaces with pin functions assigned through the switch matrix and two fractional baud rate generators.
 - ◆ Two SPI controllers with pin functions assigned through the switch matrix.
 - Four I²C-bus interfaces. One I²C supports Fast-mode Plus with 1 Mbit/s data rates on two true open-drain pins and listen mode. Three I²Cs support data rates up to 400 kbit/s on standard digital pins.
- Clock generation:

PC84x



7.2 Pin description

The pin description table shows the pin functions that are fixed to specific pins on each package. See <u>Table 4</u>. These fixed-pin functions are selectable through the switch matrix between GPIO and the comparator, ADC, SWD, RESET, and the XTAL pins. By default, the GPIO function is selected except on pins PIO0_2, PIO0_3, and PIO0_5. JTAG functions are available in boundary scan mode only.

Movable functions for the I²C, USART, SPI, CTimer, SCT pins, and other peripherals can be assigned through the switch matrix to any pin that is not power or ground in place of the pin's fixed functions.

The following exceptions apply:

Do not assign more than one output to any pin. However, an output and/or one or more inputs can be assigned to a pin. Once any function is assigned to a pin, the pin's GPIO functionality is disabled.

Pin PIO0_4 triggers a wake-up from deep power-down mode. If the part must wake up from deep power-down mode via an external pin, do not assign any movable function to this pin.

The ADC includes a hardware threshold compare function with zero-crossing detection.

Remark: For best performance, select VREFP and VREFN at the same voltage levels as V_{DD} and V_{SS} . When selecting VREFP and VREFN different from VDD and VSS, ensure that the voltage midpoints are the same:

 $(VREFP-VREFN)/2 + VREFN = V_{DD}/2$

8.24.1 Features

- 12-bit successive approximation analog to digital converter.
- 12-bit conversion rate of up to 1.2 MSamples/s.
- Two configurable conversion sequences with independent triggers.
- Optional automatic high/low threshold comparison and zero-crossing detection.
- Power-down mode and low-power operating mode.
- Measurement range VREFN to VREFP (not to exceed V_{DD} voltage level).
- Burst conversion mode for single or multiple inputs.
- Hardware calibration mode.

8.25 Digital-to-Analog Converter (DAC)

The DAC supports a resolution of 10 bits. Conversions can be triggered by an external pin input or an internal timer.

The DAC includes an optional automatic hardware shut-off feature which forces the DAC output voltage to zero while a HIGH level on the external DAC_SHUTOFF pin is detected.

8.25.1 Features

- 10-bit digital-to-analog converter.
- Supports DMA.
- Internal timer or pin external trigger for staged, jitter-free DAC conversion sequencing.
- Automatic hardware shut-off triggered by an external pin.

8.26 CRC engine

The Cyclic Redundancy Check (CRC) generator with programmable polynomial settings supports several CRC standards commonly used. To save system power and bus bandwidth, the CRC engine supports DMA transfers.

8.26.1 Features

- Supports three common polynomials CRC-CCITT, CRC-16, and CRC-32.
 - CRC-CCITT: x¹⁶ + x¹² + x⁵ + 1
 - CRC-16: x¹⁶ + x¹⁵ + x² + 1
 - CRC-32: $x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$
- Bit order reverse and 1's complement programmable setting for input data and CRC sum.
- Programmable seed number setting.

The internal low-power 10 kHz (\pm 40% accuracy) oscillator serves as the clock input to the WKT. This oscillator can be configured to run in all low-power modes.

8.27.2 Clock input

An external clock source can be supplied on the selected CLKIN pin directly to the PLL input. When selecting a clock signal for the CLKIN pin, follow the specifications for digital I/O pins in <u>Table 13 "Static characteristics, supply pins"</u> and <u>Table 19 "Dynamic characteristics: I/O pins^[1]"</u>.

An 1.8 V external clock source can be supplied on the XTALIN pins to the system oscillator limiting the voltage of this signal (see <u>Section 14.2 "XTAL oscillator"</u>).

The maximum frequency for both clock signals is 25 MHz.

8.27.3 System PLL

The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO). The multiplier can be an integer value from 1 to 32. The CCO operates in the range of 156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within its frequency range while the PLL is providing the desired output frequency. The output divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and bypassed following a chip reset and may be enabled by software. The program must configure and activate the PLL, wait for the PLL to lock, and then connect to the PLL as a clock source. The PLL settling time is nominally 100 μ s.

8.27.4 Clock output

The LPC84x features a clock output function that routes the FRO, the SysOsc, the watchdog oscillator, or the main clock to the CLKOUT function. The CLKOUT function can be connected to any digital pin through the switch matrix.

The LPC84x can be prevented from entering deep power-down mode by setting a lock bit in the PMU block. Locking out deep power-down mode enables the application to keep the watchdog timer or the BOD running at all times.

If the part must wake up from deep power-down mode via the WAKEUP pin or RESET pin, do not assign any movable function to this pin and must be externally pulled HIGH before entering deep power-down mode.

| Peripheral | Sleep mode | Deep-sleep mode | Power-down mode | Deep power-down mode |
|--------------------------|-----------------------|--------------------------|-----------------------|-------------------------|
| FRO | software configurable | on | off | off |
| FRO output | software configurable | off | off | off |
| Flash | software configurable | on | off | off |
| BOD | software configurable | software configurable | software configurable | off |
| PLL | software configurable | off | off | off |
| SysOsc | software configurable | off | off | off |
| WDosc/WWDT | software configurable | software configurable | software configurable | off |
| Digital peripherals | software configurable | off | off | off |
| WKT/low-power oscillator | software configurable | software configurable | software configurable | software configurable |
| ADC | software configurable | off | off | off |
| DAC0/1 | software configurable | off | off | off |
| Capacitive Touch | software configurable | software configurable | software configurable | off |
| Comparator | software configurable | off | off | off |

Table 7. Peripheral configuration in reduced power modes

8.29 Emulation and debugging

Debug functions are integrated into the Arm Cortex-M0+. Serial wire debug functions are supported in addition to a standard JTAG boundary scan. The Arm Cortex-M0+ is configured to support up to four breakpoints and two watch points.

The Micro Trace Buffer is implemented on the LPC84x.

The RESET pin selects between the JTAG boundary scan (RESET = LOW) and the Arm SWD debug (RESET = HIGH). The Arm SWD debug port is disabled while the LPC84x is in reset. The JTAG boundary scan pins are selected by hardware when the part is in boundary scan mode (see <u>Table 4</u>).

To perform boundary scan testing, follow these steps:

- 1. Erase any user code residing in flash.
- 2. Power up the part with the $\overline{\text{RESET}}$ pin pulled HIGH externally.
- 3. Wait for at least 250 μ s.
- 4. Pull the RESET pin LOW externally.
- 5. Perform boundary scan operations.
- 6. Once the boundary scan operations are completed, assert the TRST pin to enable the SWD debug mode, and release the RESET pin (pull HIGH).

Remark: The JTAG interface cannot be used for debug purposes.

Product data sheet

11. Static characteristics

11.1 General operating conditions

Table 11. General operating conditions

 $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.

| Parameter | Conditions | | Min | Typ <u>[1]</u> | Max | Unit |
|--------------------------------|--|---|---|--|--|---|
| clock frequency | internal CPU/system clock | | - | - | 30 | MHz |
| supply voltage (core | | [3] | 1.8 | - | 3.6 | V |
| and external rail) | FAIM programming only | | 3.0 | - | 3.6 | V |
| | For ADC operations | | 2.4 | - | 3.6 | V |
| | For DAC operations | | 2.7 | - | 3.6 | V |
| analog supply voltage | For ADC operations | | 2.4 | - | 3.6 | V |
| | For DAC operations | | 2.7 | - | 3.6 | V |
| ADC positive reference voltage | on pin VREFP | | 2.4 | - | V _{DDA} | V |
| pins | | | | 1 | 1 | |
| crystal input voltage | on pin XTALIN | | -0.5 | 1.8 | 1.95 | V |
| crystal output voltage | on pin XTALOUT | | -0.5 | 1.8 | 1.95 | V |
| itance | | | I. | | 4 | |
| input/output capacitance | pins with analog and digital functions | [2] | - | - | 7.1 | pF |
| | I ² C-bus pins | [2] | - | - | 2.5 | pF |
| | pins with digital functions only | [2] | - | - | 2.8 | pF |
| | clock frequency supply voltage (core and external rail) analog supply voltage analog supply voltage ADC positive reference voltage rystal input voltage crystal output voltage itance input/output | clock frequency internal CPU/system clock supply voltage (core and external rail) FAIM programming only For ADC operations For ADC operations analog supply voltage For ADC operations analog supply voltage For ADC operations ADC positive reference voltage on pin VREFP pins crystal input voltage on pin XTALIN crystal output voltage on pin XTALOUT itance jins with analog and digital functions ipins jins with analog and digital functions | clock frequencyinternal CPU/system clocksupply voltage (core and external rail)[3]FAIM programming only[3]FAIM programming only[3]For ADC operations[3]For DAC operations[3]analog supply voltageFor ADC operationsanalog supply voltageFor ADC operationsFor DAC operations[3]ADC positive reference voltageon pin VREFPpins[3]crystal input voltageon pin XTALINcrystal output voltageon pin XTALOUTitance[2]input/output capacitance[2]li2[2]li2[2] | clock frequencyinternal CPU/system clock-supply voltage (core and external rail)I.8FAIM programming only3.0For ADC operations2.4For DAC operations2.7analog supply voltageFor ADC operations2.7For DAC operations2.7ADC positive reference voltageFor ADC operations2.7ADC positive reference voltageon pin VREFP2.4For supply voltageon pin VREFP2.4For supply voltageon pin XTALIN-0.5crystal input voltageon pin XTALOUT-0.5itancejins with analog and digital functions[2]iput/output capacitancepins with analog and digital functions[2]i2C-bus pins[2]- | clock frequencyinternal CPU/system clocksupply voltage (core and external rail)Image: FAIM programming only3.0-FAIM programming only3.0-For ADC operations2.4-For DAC operations2.7-analog supply voltage voltageFor ADC operations2.7-For DAC operations2.7ADC positive reference voltageon pin VREFP2.4-pinscrystal input voltageon pin XTALIN-0.51.8itanceinput/output capacitancepins with analog and digital functions[2] [2]input/output capacitancepins with analog and digital functions[2] [2] | clock frequency internal CPU/system clock - - 30 supply voltage (core and external rail) - 3.6 3.6 3.6 FAIM programming only 3.0 - 3.6 For ADC operations 2.4 - 3.6 For ADC operations 2.7 - 3.6 analog supply voltage For ADC operations 2.4 - 3.6 For DAC operations 2.7 - 3.6 ADC positive reference voltage on pin VREFP 2.4 - 3.6 pins on pin XTALIN 2.4 - 3.6 crystal input voltage on pin XTALOUT -0.5 1.8 1.95 itance input/output capacitance pins with analog and digital functions [2] - - 7.1 |

[1] Typical ratings are not guaranteed. The values listed are for room temperature (25 °C), nominal supply voltages.

[2] Including bonding pad capacitance. Based on simulation, not tested in production.

[3] The V_{DD} supply voltage must be 1.9 V or above when connecting an external crystal oscillator to the system oscillator. If the V_{DD} supply voltage is below 1.9 V, an external clock source can be fed to the XTALIN by bypassing the system oscillator or the other clock sources mentioned above can be used.

11.2 Power-up ramp conditions

Table 12. Power-up characteristics^[1]


 $T_{amb} = -40 \circ C \text{ to } +105 \circ C.$


| Symbol | Parameter | | Min | Тур | Мах | Unit |
|-----------------|------------------------------------|-----|-----|-----|-----|------|
| t _{wd} | Window duration | | - | - | 8 | ms |
| | (time where $V_1 < V_{DD} < V_2$) | | | | | |
| V ₁ | Window low voltage | [2] | 1.4 | - | - | V |
| V ₂ | Window high voltage | [3] | - | - | 1.8 | V |


 Assert the external reset pin until V_{DD} is > 1.8 V if the power-up characteristic specification cannot be implemented.

[2] V_{DD} to stay above V₁ for the entire duration t_{wd}.

[3] V_{DD} to stay below V₂ for the minimum duration of t_{wd}.











| Symbol | Parameter | Conditions | | Min | Typ <u>[1]</u> | Мах | Unit |
|------------------|---|--|-----|--------------------|---------------------|-------------------|------|
| I _{OZ} | OFF-state output current | $V_{O} = 0 V; V_{O} = V_{DD};$ on-chip pull-up/down resistors disabled | | - | 0.5 | 10 ^[2] | nA |
| VI | input voltage | $V_{DD} \ge 1.8 V$ | | 0 | - | 5.0 | V |
| | | V _{DD} = 0 V | | 0 | - | 3.6 | V |
| Vo | output voltage | output active | | 0 | - | V _{DD} | V |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD} | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | $0.3V_{DD}$ | V |
| V _{hys} | hysteresis voltage | | | - | 0.4 | - | V |
| V _{OH} | HIGH-level output | I _{OH} = 20 mA; 2.5 V <= V _{DD} < 3.6 V | | $V_{DD}-0.5$ | - | - | V |
| | voltage | I _{OH} = 12 mA; 1.8 V <= V _{DD} < 2.5 V | | $V_{DD}-0.5$ | - | - | V |
| V _{OL} | LOW-level output voltage | I _{OL} = 4 mA 2.5 V <= V _{DD} < 3.6 V | | - | - | 0.5 | V |
| | | I _{OL} = 3 mA 1.8 V <= V _{DD} < 2.5 V | | - | - | 0.5 | V |
| I _{OH} | HIGH-level output current | $V_{OH} = V_{DD} - 0.5 V;$ 2.5 V <= $V_{DD} < 3.6 V$ | | 20 | - | - | mA |
| | | $V_{OH} = V_{DD} - 0.5 V;$ 1.8 V <= $V_{DD} < 2.5 V$ | | 12 | - | - | mA |
| I _{OL} | LOW-level output current | $V_{OL} = 0.5 V$ 2.5 V $\leq V_{DD} \leq 3.6 V$ | | 4 | - | - | mA |
| | | $1.8 \text{ V} \le \text{V}_{DD} \le 2.5 \text{ V}$ | | 3 | - | - | mA |
| I _{OLS} | LOW-level short-circuit output current | $V_{OL} = V_{DD}$ | [5] | - | - | 50 | mA |
| I _{pd} | pull-down current | V ₁ = 5 V | [6] | 10 | 50 | 150 | μA |
| I _{pu} | pull-up current | $V_1 = 0 V$ | [6] | -10 | -50 | -85 | μA |
| | | $V_{DD} < V_{I} < 5 V$ | | 0 | 0 | 0 | μA |
| l²C-bus p | ins (PIO0_10 and PIO0_11 |) | | | | | |
| V _{IH} | HIGH-level input voltage | | | 0.7V _{DD} | - | - | V |
| V _{IL} | LOW-level input voltage | | | - | - | $0.3V_{DD}$ | V |
| V _{hys} | hysteresis voltage | | | - | 0.05V _{DD} | - | V |
| I _{OL} | LOW-level output current | V _{OL} = 0.5 V; I ² C-bus pins configured as standard mode pins | | | | | |
| | | 2.5 V <= V _{DD} < 3.6 V | | 3.5 | - | - | mA |
| | | 1.8 V <= V _{DD} < 2.5 V | | 3 | - | - | mA |
| I _{OL} | LOW-level output current | V _{OL} = 0.5 V; I ² C-bus pins configured as Fast-mode Plus pins; | | | | | |
| | | 2.5 V <= V _{DD} < 3.6 V | | 20 | - | - | mΑ |
| | | 1.8 V <= V _{DD} < 2.5 V | | 16 | - | - | mΑ |

Table 15. Static characteristics, pin characteristics ... continued $T_{amb} = -40$ °C to +105 °C, unless otherwise specified.









13. Characteristics of analog peripherals

13.1 BOD

 Table 26.
 BOD static characteristics^[1]

 $T_{amb} = 25 \ ^{\circ}C.$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|-------------------|-------------------|-----|------|---|------|
| V _{th} | threshold voltage | interrupt level 1 | | | | |
| | | assertion | - | 2.25 | - | V |
| | | de-assertion | - | 2.38 | - - - - - - - - - - - | V |
| | | interrupt level 2 | | | | |
| | | assertion | - | 2.55 | - | V |
| | | de-assertion | - | 2.66 | - | V |
| | | interrupt level 3 | | | | |
| | | assertion | - | 2.84 | - | V |
| | | de-assertion | - | 2.92 | - | V |
| | | reset level 0 | | | | |
| | | assertion | - | 1.84 | - | V |
| | | de-assertion | - | 1.97 | - | V |
| | | reset level 1 | | | | |
| | | assertion | - | 2.05 | - | V |
| | | de-assertion | - | 2.18 | - | V |
| | | reset level 2 | | | | |
| | | assertion | - | 2.35 | - | V |
| | | de-assertion | - | 2.47 | - | V |
| | | reset level 3 | | | | |
| | | assertion | - | 2.63 | - | V |
| | | de-assertion | - | 2.76 | - | V |

[1] Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see *the* LPC84x *user manual*. Interrupt level 0 is reserved.

69 of 97

| Table 29. | Comparator | characteristics | continued |
|-----------|------------|-----------------|-----------|
|-----------|------------|-----------------|-----------|

 $T_{amb} = -40$ °C to +105 °C unless noted otherwise; $V_{DD} = 1.8$ V to 3.6 V.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|------------------|--------------------|---|-----------|-----|-----|-----|------|
| t _{PD} | propagation delay | HIGH to LOW; V_{DD} = 3.0 V; T_{amb} = 105 °C | | | 150 | | |
| | | V _{IC} = 0.1 V; 100 mV overdrive input | [1][2][4] | - | | - | ns |
| | | V _{IC} = 0.1 V; rail-to-rail input | [1][2] | - | 250 | - | ns |
| | | V _{IC} = 1.5 V; 100 mV overdrive input | [1][2][4] | - | 150 | - | ns |
| | | V _{IC} = 1.5 V; rail-to-rail input | [1][2] | - | 170 | - | ns |
| | | V _{IC} = 2.9 V; 100 mV overdrive input | [1][2][4] | - | 180 | - | ns |
| | | V _{IC} = 2.9 V; rail-to-rail input | [1][2] | - | 70 | - | ns |
| t _{PD} | propagation delay | LOW to HIGH; V_{DD} = 3.0 V; T_{amb} = 105 °C | | | 260 | | |
| | | V _{IC} = 0.1 V; 100 mV overdrive input | [1][2][4] | - | | - | ns |
| | | V _{IC} = 0.1 V; rail-to-rail input | [1][2] | - | 90 | - | ns |
| | | V _{IC} = 1.5 V; 100 mV overdrive input | [1][2][4] | - | 270 | - | ns |
| | | V _{IC} = 1.5 V; rail-to-rail input | [1][2] | - | 220 | - | ns |
| | | V _{IC} = 2.9 V; 100 mV overdrive input | [1][2][4] | - | 190 | - | ns |
| | | V _{IC} = 2.9 V; rail-to-rail input | [1][2] | - | 700 | - | ns |
| V _{hys} | hysteresis voltage | positive hysteresis; V_{DD} = 3.0 V; V _{IC} = 1.5 V; T _{amb} = 105 °C; settings: | [3] | - | 6 | - | |
| | | 5 mV | | | | | mV |
| | | 10 mV | | - | 12 | - | mV |
| | | 20 mV | | - | 22 | - | mV |
| V _{hys} | hysteresis voltage | negative hysteresis; $V_{DD} = 3.0 V$; $V_{IC} = 1.5 V$; $T_{amb} = 105 °C$; settings: | [1][3] | | 7 | | |
| | | 5 mV | | - | | - | mV |
| | | 10 mV | | - | 13 | - | mV |
| | | 20 mV | | - | 23 | - | mV |
| R _{lad} | ladder resistance | - | | - | 1 | - | MΩ |

[1] C_L = 10 pF

[2] Characterized on typical samples, not tested in production.

[3] Input hysteresis is relative to the reference input channel and is software programmable.

[4] 100 mV overdrive corresponds to a square wave from 50 mV below the reference (V_{IC}) to 50 mV above the reference.

Table 30. Comparator voltage ladder dynamic characteristics

 $T_{amb} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C; \ V_{DD} = 1.8 \ V \ to \ 3.6 \ V.$

| Symbol | Parameter | Conditions | | Min | Тур | Мах | Unit |
|--------------------|---------------------------|--|------------|-----|-----|-----|------|
| t _{s(pu)} | power-up settling time | to 99% of voltage ladder output value | <u>[1]</u> | - | 17 | - | μS |
| t _{s(sw)} | switching settling time | to 99% of voltage ladder output value | <u>[1]</u> | - | 18 | - | μs |

[1] Characterized on typical samples, not tested in production.

14.4 I/O power consumption

I/O pins are contributing to the overall dynamic and static power consumption of the part. If pins are configured as digital inputs, a static current can flow depending on the voltage level at the pin and the setting of the internal pull-up and pull-down resistors. This current can be calculated using the parameters R_{pu} and R_{pd} given in <u>Table 15</u> for a given input voltage V_I. For pins set to output, the current drive strength is given by parameters I_{OH} and I_{OL} in <u>Table 15</u>, but for calculating the total static current, you also need to consider any external loads connected to the pin.

I/O pins also contribute to the dynamic power consumption when the pins are switching because the V_{DD} supply provides the current to charge and discharge all internal and external capacitive loads connected to the pin in addition to powering the I/O circuitry.

The contribution from the I/O switching current I_{sw} can be calculated as follows for any given switching frequency f_{sw} if the external capacitive load (C_{ext}) is known (see <u>Table 15</u> for the internal I/O capacitance):

 $I_{sw} = V_{DD} \times f_{sw} \times (C_{io} + C_{ext})$

14.5 Termination of unused pins

<u>Table 34</u> shows how to terminate pins that are **not** used in the application. In many cases, unused pins may should be connected externally or configured correctly by software to minimize the overall power consumption of the part.

Unused pins with GPIO function should be configured as outputs set to LOW with their internal pull-up disabled. To configure a GPIO pin as output and drive it LOW, select the GPIO function in the IOCON register, select output in the GPIO DIR register, and write a 0 to the GPIO PORT register for that pin. Disable the pull-up in the pin's IOCON register.

In addition, it is recommended to configure all GPIO pins that are not bonded out on smaller packages as outputs driven LOW with their internal pull-up disabled.


| Pin | Default state <u>[1]</u> | Recommended termination of unused pins |
|--------------------------------|-----------------------------|---|
| RESET/PIO0_5 | I; PU | In an application that does not use the RESET pin or its GPIO function, the termination of this pin depends on whether deep power-down mode is used: |
| | | • Deep power-down used: Connect an external pull-up resistor and keep pin in default state (input, pull-up enabled) during all other power modes. |
| | | Deep power-down not used and no external pull-up connected: can be left unconnected if internal pull-up is disabled and pin is driven LOW and configured as output by software. |
| all PIOn_m (not open-drain) | I; PU | Can be left unconnected if driven LOW and configured as GPIO output with pull-up disabled by software. |
| PIOn_m (I2C open-drain) | IA | Can be left unconnected if driven LOW and configured as GPIO output by software. |
| VREFP | - | Tie to VDD. |
| VREFN | - | Tie to VSS. |

Table 34.Termination of unused pins

[1] I = Input, O = Output, IA = Inactive (no pull-up/pull-down enabled), F = floating, PU = Pull-Up.


LPC84x

LPC84x



HVQFN48: plastic thermal enhanced very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm

Fig 43. Package outline HVQFN48 7 x 7x 0.85 mm (SOT619-1)



17. Abbreviations

| Table 36. Abbreviations | | | | | |
|-------------------------|---|--|--|--|--|
| Acronym | Description | | | | |
| AHB | Advanced High-performance Bus | | | | |
| APB | Advanced Peripheral Bus | | | | |
| BOD | BrownOut Detection | | | | |
| GPIO | General-Purpose Input/Output | | | | |
| PLL | Phase-Locked Loop | | | | |
| RC | Resistor-Capacitor | | | | |
| SPI | Serial Peripheral Interface | | | | |
| SMBus | System Management Bus | | | | |
| TEM | Transverse ElectroMagnetic | | | | |
| UART | Universal Asynchronous Receiver/Transmitter | | | | |

18. References

- [1] LPC84x User manual UM11029:
- [2] LPC84x Errata sheet:
- [3] I2C-bus specification UM10204.
- [4] Technical note ADC design guidelines: http://www.nxp.com/documents/technical_note/TN00009.pdf

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

21. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

95 of 97

| 12.3 | I/O pins | 61 |
|----------------|---|----------|
| 12.4 | WKTCLKIN pin (wake-up clock input) | 61 |
| 12.5 12.6 | SCTimer/PWM output timing | 61 62 |
| 12.0 | I ² C-bus | 62 |
| 12.7 | USART interface. | 67 |
| 12.9 | Wake-up process | 68 |
| 13 | Characteristics of analog peripherals | 69 |
| 13.1 | BOD | 69 |
| 13.2 | ADC | 70 |
| 13.2.1 | ADC input impedance | 72 |
| 13.3 | Comparator and internal voltage reference | 73 |
| 13.4 | DAC | 75 |
| 14 | Application information | 76 |
| 14.1 | Start-up behavior | 76 |
| 14.2 | XTAL oscillator | 77 |
| 14.2.1 | XTAL Printed Circuit Board (PCB) design | |
| 4400 | guidelines | 78 |
| 14.2.2 14.3 | XTAL input Connecting power, clocks, and debug | 78 |
| 14.5 | functions | 78 |
| 14.4 | I/O power consumption. | 80 |
| 14.5 | Termination of unused pins. | 80 |
| 14.6 | Pin states in different power modes | 81 |
| 15 | Package outline | 82 |
| 16 | Soldering | 86 |
| 17 | Abbreviations | 92 |
| 18 | References | 92 |
| 19 | Revision history | 93 |
| 20 | Legal information | 94 |
| 20.1 | Data sheet status | 94 |
| 20.2 | Definitions. | 94 |
| 20.3 | Disclaimers | 94 |
| 20.4 | Trademarks | 95 |
| 21 | Contact information | 95 |
| 22 | Contents | 96 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2018.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 February 2018 Document identifier: LPC84x