

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

RAM Size	90K x 8
	90K x 8
EEPROM Size	-
Program Memory Type	FLASH
Program Memory Size	1MB (1M x 8)
Number of I/O	76
Peripherals	DMA, I ² S, POR, PWM, WDT
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Speed	128MHz
Core Size	16/32-Bit
Core Processor	C166SV2
Product Status	Obsolete

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

Table of Contents

1 1.1 1.2 1.3	Summary of Features7Basic Device Types9Special Device Types10Definition of Feature Variants11
2 2.1 2.2	General Device Information12Pin Configuration and Definition13Identification Registers40
3 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.12 3.13 3.14 3.15 3.16 3.17 3.18 3.19 3.20	Functional Description 41 Memory Subsystem and Organization 41 External Bus Controller 46 Central Processing Unit (CPU) 47 Memory Protection Unit (MPU) 49 Memory Checker Module (MCHK) 49 Interrupt System 50 On-Chip Debug Support (OCDS) 51 Capture/Compare Unit (CC2) 52 Capture/Compare Units CCU6x 54 General Purpose Timer (GPT12E) Unit 56 Real Time Clock 60 A/D Converters 62 Universal Serial Interface Channel Modules (USIC) 63 MultiCAN Module 65 System Timer 66 Watchdog Timer 66 Clock Generation 67 Parallel Ports 68 Power Management 69 Instruction Set Summary 70
4 4.1 4.1.1 4.1.2 4.1.3 4.1.4 4.1.5 4.2	Electrical Parameters 73 General Parameters 73 Absolut Maximum Rating Conditions 73 Operating Conditions 74 Voltage Range Definition 76 Pad Timing Definition 76 Parameter Interpretation 76 DC Parameters 77 DC Parameters for Upper Voltage Area 79
4.2.1 4.2.2 4.2.3	DC Parameters for Opper Voltage Area

Summary of Features

16/32-Bit Single-Chip Microcontroller with 32-Bit Performance XC2268I (XC2000 Family)

1 Summary of Features

For a quick overview and easy reference, the features of the XC2268I are summarized here.

- High-performance CPU with five-stage pipeline and MPU
 - 7.8 ns instruction cycle at 128 MHz CPU clock (single-cycle execution)
 - One-cycle 32-bit addition and subtraction with 40-bit result
 - One-cycle multiplication (16 × 16 bit)
 - Background division (32 / 16 bit) in 21 cycles
 - One-cycle multiply-and-accumulate (MAC) instructions
 - Enhanced Boolean bit manipulation facilities
 - Zero-cycle jump execution
 - Additional instructions to support HLL and operating systems
 - Register-based design with multiple variable register banks
 - Fast context switching support with two additional local register banks
 - 16 Kbytes of two-way set-associative Instruction Cache (ICache)
 - 16 Mbytes total linear address space for code and data
 - 1024 Bytes on-chip special function register area (C166 Family compatible)
 - Integrated Memory Protection Unit (MPU)
- Interrupt system with 16 priority levels providing 112 interrupt nodes
 - Selectable external inputs for interrupt generation and wake-up
 - Fastest sample-rate 7.8 ns
- Sixteen-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- Hardware CRC-Checker with Programmable Polynomial to Supervise On-Chip Memory Areas
- · On-chip memory modules
 - 8 Kbytes on-chip stand-by RAM (SBRAM)
 - 2 Kbytes on-chip dual-port RAM (DPRAM)
 - 24 Kbytes on-chip data SRAM (DSRAM)
 - Up to 64 Kbytes on-chip program/data SRAM (PSRAM)
 - Up to 1 088 Kbytes on-chip program memory (Flash memory)
 - Memory content protection through Error Correction Code (ECC)
- On-Chip Peripheral Modules



General Device Information

2 General Device Information

The XC2268I series (16/32-Bit Single-Chip Microcontroller with 32-Bit Performance) is a part of the Infineon XC2000 Family of full-feature singlechip CMOS microcontrollers. These devices extend the functionality and performance of

the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performance (up to 128 million instructions per second) with extended peripheral functionality and enhanced IO capabilities. Optimized peripherals can be adapted flexibly to meet the application requirements. These derivatives utilize clock generation via PLL and internal or external clock sources. On-chip memory modules include program Flash, program RAM, and data RAM.




Figure 1 XC2268I Logic Symbol



Table 6 Pin Definitions and Functions (cont'd)

Pin	Symbol	Ctrl.	Туре	Function						
9	P7.4	O0 / I	St/B	Bit 4 of Port 7, General Purpose Input/Output						
	EMUX2	01	St/B	External Analog MUX Control Output 2 (ADC1)						
	U0C1_DOUT	O2	St/B	USIC0 Channel 1 Shift Data Output						
	U0C1_SCLK OUT	О3	St/B	USIC0 Channel 1 Shift Clock Output						
	CCU62_CCP OS2A	I	St/B	CCU62 Position Input 2						
	TCK_C	IH	St/B	DAPO/JTAG Clock Input If JTAG pos. C is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it. If DAP pos. 2 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.						
	U0C0_DX0D	I	St/B	USIC0 Channel 0 Shift Data Input						
	U0C1_DX1E	I	St/B	USIC0 Channel 1 Shift Clock Input						
11	P6.0	O0 / I	DA/A	Bit 0 of Port 6, General Purpose Input/Output						
	EMUX0	O1	DA/A	External Analog MUX Control Output 0 (ADC0)						
	TxDC2	O2	DA/A	CAN Node 2 Transmit Data Output						
	BRKOUT	О3	DA/A	OCDS Break Signal Output						
	ADCx_REQG TyG	I	DA/A	External Request Gate Input for ADC0/1						
	U1C1_DX0E	I	DA/A	USIC1 Channel 1 Shift Data Input						
	ADC1_CH15	I	DA/A	Analog Input Channel 15 for ADC1						
12	P6.1	O0 / I	DA/A	Bit 1 of Port 6, General Purpose Input/Output						
	EMUX1	01	DA/A	External Analog MUX Control Output 1 (ADC0)						
	T3OUT	O2	DA/A	GPT12E Timer T3 Toggle Latch Output						
	U1C1_DOUT	О3	DA/A	USIC1 Channel 1 Shift Data Output						
	ADCx_REQT RyE	I	DA/A	External Request Trigger Input for ADC0/1						
	RxDC2E	I	DA/A	CAN Node 2 Receive Data Input						
	ESR1_6	I	DA/A	ESR1 Trigger Input 6						
	ADC1_CH14	I	DA/A	Analog Input Channel 14 for ADC1						



Table 6 Pin Definitions and Functions (cont'd)

	1			
Pin	Symbol	Ctrl.	Туре	Function
41	P2.2	O0 / I	St/B	Bit 2 of Port 2, General Purpose Input/Output
	TxDC1	01	St/B	CAN Node 1 Transmit Data Output
	CCU63_CC6 2	O2	St/B	CCU63 Channel 2 Output
	AD15	OH / IH	St/B	External Bus Interface Address/Data Line 15
	CCU63_CC6 2INB	I	St/B	CCU63 Channel 2 Input
	ESR2_5	I	St/B	ESR2 Trigger Input 5
	ERU_1A0	I	St/B	External Request Unit Channel 1 Input A0
42	P4.0	O0 / I	St/B	Bit 0 of Port 4, General Purpose Input/Output
	CC2_CC24	O3 / I	St/B	CAPCOM2 CC24IO Capture Inp./ Compare Out.
	CS0	ОН	St/B	External Bus Interface Chip Select 0 Output
43	P2.3	O0 / I	St/B	Bit 3 of Port 2, General Purpose Input/Output
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output
	CCU63_COU T63	O2	St/B	CCU63 Channel 3 Output
	CC2_CC16	O3 / I	St/B	CAPCOM2 CC16IO Capture Inp./ Compare Out.
	A16	ОН	St/B	External Bus Interface Address Line 16
	ESR2_0	I	St/B	ESR2 Trigger Input 0
	U0C0_DX0E	I	St/B	USIC0 Channel 0 Shift Data Input
	U0C1_DX0D	I	St/B	USIC0 Channel 1 Shift Data Input
	RxDC0A	I	St/B	CAN Node 0 Receive Data Input



Table 6 Pin Definitions and Functions (cont'd)

I GDIC			io una	diotions (cont d)
Pin	Symbol	Ctrl.	Туре	Function
66	P2.10	O0 / I	St/B	Bit 10 of Port 2, General Purpose Input/Output
	U0C1_DOUT	O1	St/B	USIC0 Channel 1 Shift Data Output
	U0C0_SELO 3	O2	St/B	USIC0 Channel 0 Select/Control 3 Output
	CC2_CC23	O3 / I	St/B	CAPCOM2 CC23IO Capture Inp./ Compare Out.
	A23	ОН	St/B	External Bus Interface Address Line 23
	U0C1_DX0E	I	St/B	USIC0 Channel 1 Shift Data Input
	CAPINA	I	St/B	GPT12E Register CAPREL Capture Input
	U3C1_DX0A	I	St/B	USIC3 Channel 1 Shift Data Input
67	P10.3	O0 / I	St/B	Bit 3 of Port 10, General Purpose Input/Output
	CCU60_COU T60	O2	St/B	CCU60 Channel 0 Output
	AD3	OH / IH	St/B	External Bus Interface Address/Data Line 3
	U0C0_DX2A	I	St/B	USIC0 Channel 0 Shift Control Input
	U0C1_DX2A	I	St/B	USIC0 Channel 1 Shift Control Input
	U3C0_DX0A	I	St/B	USIC3 Channel 0 Shift Data Input
68	P0.5	O0 / I	St/B	Bit 5 of Port 0, General Purpose Input/Output
	U1C1_SCLK OUT	O1	St/B	USIC1 Channel 1 Shift Clock Output
	U1C0_SELO 2	O2	St/B	USIC1 Channel 0 Select/Control 2 Output
	CCU61_COU T62	О3	St/B	CCU61 Channel 2 Output
	A5	ОН	St/B	External Bus Interface Address Line 5
	U1C1_DX1A	I	St/B	USIC1 Channel 1 Shift Clock Input
	U1C0_DX1C	I	St/B	USIC1 Channel 0 Shift Clock Input
	RXDC3E	I	St/B	CAN Node 3 Receive Data Input



Table 6 Pin Definitions and Functions (cont'd)

Pin	Symbol	Ctrl.	Туре	
69	P10.4	O0 / I	St/B	Bit 4 of Port 10, General Purpose Input/Output
	U0C0_SELO 3	O1	St/B	USIC0 Channel 0 Select/Control 3 Output
	CCU60_COU T61	O2	St/B	CCU60 Channel 1 Output
	U3C0_DOUT	О3	St/B	USIC3 Channel 0 Shift Data Output
	AD4	OH / IH	St/B	External Bus Interface Address/Data Line 4
	U0C0_DX2B	I	St/B	USIC0 Channel 0 Shift Control Input
	U0C1_DX2B	I	St/B	USIC0 Channel 1 Shift Control Input
	ESR1_9	I	St/B	ESR1 Trigger Input 9
70	P10.5	O0 / I	St/B	Bit 5 of Port 10, General Purpose Input/Output
	U0C1_SCLK OUT	O1	St/B	USIC0 Channel 1 Shift Clock Output
	CCU60_COU T62	O2	St/B	CCU60 Channel 2 Output
	U2C0_DOUT	О3	St/B	USIC2 Channel 0 Shift Data Output
	AD5	OH / IH	St/B	External Bus Interface Address/Data Line 5
	U0C1_DX1B	I	St/B	USIC0 Channel 1 Shift Clock Input
71	P0.6	O0 / I	St/B	Bit 6 of Port 0, General Purpose Input/Output
	U1C1_DOUT	01	St/B	USIC1 Channel 1 Shift Data Output
	TxDC1	O2	St/B	CAN Node 1 Transmit Data Output
	CCU61_COU T63	О3	St/B	CCU61 Channel 3 Output
	A6	ОН	St/B	External Bus Interface Address Line 6
	U1C1_DX0A	I	St/B	USIC1 Channel 1 Shift Data Input
	CCU61_CTR APA	I	St/B	CCU61 Emergency Trap Input
	U1C1_DX1B	I	St/B	USIC1 Channel 1 Shift Clock Input



Functional Description

Up to 64 Kbytes of on-chip Program SRAM (PSRAM) are provided to store user code or data. The PSRAM is accessed via the PMU and is optimized for code fetches. A section of the PSRAM with programmable size can be write-protected.

Note: The actual size of the PSRAM depends on the quoted device type.



Functional Description

3.3 Central Processing Unit (CPU)

The core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply-and-divide unit, a bit-mask generator, and a barrel shifter.




Figure 3 CPU Block Diagram

Functional Description

3.20 Instruction Set Summary

Table 11 lists the instructions of the XC2268I.

The addressing modes that can be used with a specific instruction, the function of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "Instruction Set Manual".

This document also provides a detailed description of each instruction.

Table 11 Instruction Set Summary

Mnemonic	Description	Bytes			
ADD(B)	Add word (byte) operands	2/4			
ADDC(B)	Add word (byte) operands with Carry	2/4			
SUB(B)	Subtract word (byte) operands				
SUBC(B)	Subtract word (byte) operands with Carry				
MUL(U)	Un)Signed multiply direct GPR by direct GPR 16- × 16-bit)				
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2			
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2			
CPL(B)	Complement direct word (byte) GPR	2			
NEG(B)	Negate direct word (byte) GPR	2			
AND(B)	Bitwise AND, (word/byte operands)	2/4			
OR(B)	Bitwise OR, (word/byte operands)	2/4			
XOR(B)	Bitwise exclusive OR, (word/byte operands)	2/4			
BCLR/BSET	Clear/Set direct bit	2			
BMOV(N)	Move (negated) direct bit to direct bit	4			
BAND/BOR/BXOR	AND/OR/XOR direct bit with direct bit	4			
BCMP	Compare direct bit to direct bit	4			
BFLDH/BFLDL	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4			
CMP(B)	Compare word (byte) operands	2/4			
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4			
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4			
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2			
SHL/SHR	Shift left/right direct word GPR	2			

Electrical Parameters

4.4 System Parameters

The following parameters specify several aspects which are important when integrating the XC2268I into an application system.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Table 24 Various System Parameters

Parameter	Symbol		Values	i	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Short-term deviation of internal clock source frequency ¹⁾	Δf_{INT} CC	-1	-	1	%	<i>∆T</i> _J ≤ 10 °C	
Internal clock source frequency	$f_{INT}CC$	4.8	5.0	5.2	MHz		
Wakeup clock source	$f_{WU}CC$	400	-	700	kHz	FREQSEL= 00	
frequency ²⁾		210	-	390	kHz	FREQSEL= 01	
		140	-	260	kHz	FREQSEL= 10	
		110	-	200	kHz	FREQSEL= 11	
Startup time from power- on with code execution from Flash	t_{SPO} CC	1.9	2.5	3.7	ms	$f_{\rm WU}$ = 500 kHz	
Startup time from standby	$t_{\rm SSB}$ CC	3.1	4.0	5.2	ms	$f_{\rm WU}$ = 140 kHz	
mode with code execution from Flash		1.9	2.4	3.6	ms	$f_{\rm WU}$ = 500 kHz	
Startup time from stopover mode with code execution from PSRAM	$t_{\rm SSO}$ CC	11 / f _{WU} ³⁾	-	12 / f _{WU} ³⁾	μS		
Core voltage (PVC) supervision level	$V_{PVC}CC$	V _{LV} - 0.03	V_{LV}	<i>V</i> _{LV} + 0.07 ₄₎	V	5)	
Supply watchdog (SWD) supervision level	V_{SWD} CC	V _{LV} - 0.10 ⁶⁾	V_{LV}	<i>V</i> _{LV} + 0.15	V	Lower voltage range ⁵⁾	
		V _{LV} - 0.15	V_{LV}	V _{LV} + 0.15	V	Upper voltage range ⁵⁾	



Electrical Parameters

- The short-term frequency deviation refers to a timeframe of a few hours and is measured relative to the current frequency at the beginning of the respective timeframe. This parameter is useful to determine a time span for re-triggering a LIN synchronization.
- 2) This parameter is tested for the fastest and the slowest selection. The medium selections are not subject to production test - verified by design/characterization
- 3) f_{MII} in MHz
- 4) This value includes a hysteresis of approximately 50 mV for rising voltage.
- 5) V_{LV} = selected PVC/SWD voltage level
- 6) The limit $V_{\rm LV}$ 0.10 V is valid for the OK1 level. The limit for the OK2 level is $V_{\rm LV}$ 0.15 V.

Conditions for t_{SPO} Timing Measurement

The time required for the transition from **Power-On** to **Base** mode is called t_{SPO} . It is measured under the following conditions:

Precondition: The pad supply is valid, i.e. $V_{\rm DDPB}$ is above 3.0 V and remains above 3.0 V even though the XC2268I is starting up. See also $V_{\rm DDPB}$ requirements in **Table 13**.

Start condition: Power-on reset is removed (PORST = 1).

End condition: External pin toggle caused by first user instruction executed from FLASH after startup.

Conditions for $t_{\rm SSB}$ Timing Measurement

The time required for the transition from **Standby** to **Base** mode is called t_{SSB} . It is measured under the following conditions:

Precondition: The **Standby** mode has been entered using the procedure defined in the Programmer's Guide.

Start condition: Pin toggle on ESR pin triggering the startup sequence.

End condition: External pin toggle caused by first user instruction executed from FLASH after startup.

Conditions for $t_{\rm SSO}$ Timing Measurement

The time required for the transition from **Stopover** to **Stopover Waked-Up** mode is called t_{SSO} . It is measured under the following conditions:

Precondition: The **Stopover** mode has been entered using the procedure defined in the Programmer's Guide.

Start condition: Pin toggle on ESR pin triggering the startup sequence.

End condition: External pin toggle caused by first user instruction executed from PSRAM after startup.



4.6 AC Parameters

These parameters describe the dynamic behavior of the XC2268I.

4.6.1 Testing Waveforms

These values are used for characterization and production testing (except pin XTAL1).




Figure 14 Input Output Waveforms




Figure 15 Floating Waveforms



4.6.2 Definition of Internal Timing

The internal operation of the XC2268I is controlled by the internal system clock $f_{\rm SYS}$.

Because the system clock signal $f_{\rm SYS}$ can be generated from a number of internal and external sources using different mechanisms, the duration of the system clock periods (TCSs) and their variation (as well as the derived external timing) depend on the mechanism used to generate $f_{\rm SYS}$. This must be considered when calculating the timing for the XC2268I.




Figure 16 Generation Mechanisms for the System Clock

Note: The example of PLL operation shown in Figure 16 uses a PLL factor of 1:4; the example of prescaler operation uses a divider factor of 2:1.

The specification of the external timing (AC Characteristics) depends on the period of the system clock (TCS).




Figure 17 Approximated Accumulated PLL Jitter

Note: The specified PLL jitter values are valid if the capacitive load per pin does not exceed $C_1 = 20$ pF.

The maximum peak-to-peak noise on the pad supply voltage (measured between $V_{\rm DDPB}$ pin 100 and $V_{\rm SS}$ pin 1) is limited to a peak-to-peak voltage of $V_{\rm PP}$ = 50 mV. This can be achieved by appropriate blocking of the supply voltage as close as possible to the supply pins and using PCB supply and ground planes.



Electrical Parameters

Note: The term CLKOUT refers to the reference clock output signal which is generated by selecting $f_{\rm SYS}$ as the source signal for the clock output signal EXTCLK on pin P2.8 and by enabling the high-speed clock driver on this pin.

Variable Memory Cycles

External bus cycles of the XC2268I are executed in five consecutive cycle phases (AB, C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to the respective external module (memory, peripheral, etc.).

The duration of the access phase can optionally be controlled by the external module using the READY handshake input.

This table provides a summary of the phases and the ranges for their length.

Table 33 Programmable Bus Cycle Phases (see timing diagrams)

Bus Cycle Phase	Parameter	Valid Values	Unit
Address setup phase, the standard duration of this phase (1 2 TCS) can be extended by 0 3 TCS if the address window is changed	tpAB	1 2 (5)	TCS
Command delay phase	tpC	0 3	TCS
Write Data setup/MUX Tristate phase	tpD	0 1	TCS
Access phase	tpE	1 32	TCS
Address/Write Data hold phase	tpF	0 3	TCS

Note: The bandwidth of a parameter (from minimum to maximum value) covers the whole operating range (temperature, voltage) as well as process variations. Within a given device, however, this bandwidth is smaller than the specified range. This is also due to interdependencies between certain parameters. Some of these interdependencies are described in additional notes (see standard timing).

Note: Operating Conditions apply; $C_L = 20 \text{ pF}$.



Electrical Parameters

Table 34 EBC External Bus Timing for Upper Voltage Range

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Output valid delay for RD, WR(L/H)	t ₁₀ CC	_	7	13	ns	
Output valid delay for BHE, ALE	t ₁₁ CC	_	7	14	ns	
Address output valid delay for A23 A0	<i>t</i> ₁₂ CC	_	8	14	ns	
Address output valid delay for AD15 AD0 (MUX mode)	t ₁₃ CC	_	8	15	ns	
Output valid delay for CS	t ₁₄ CC	_	7	13	ns	
Data output valid delay for AD15 AD0 (write data, MUX mode)	t ₁₅ CC	_	8	15	ns	
Data output valid delay for D15 D0 (write data, DEMUX mode)	t ₁₆ CC	-	8	15	ns	
Output hold time for $\overline{\text{RD}}$, $\overline{\text{WR}}(\overline{\text{L/H}})$	t ₂₀ CC	-2	6	8	ns	
Output hold time for BHE, ALE	t ₂₁ CC	-2	6	10	ns	
Address output hold time for AD15 AD0	t ₂₃ CC	-3	6	8	ns	
Output hold time for CS	t ₂₄ CC	-3	6	11	ns	
Data output hold time for D15 D0 and AD15 AD0	t ₂₅ CC	-3	6	8	ns	
Input setup time for READY, D15 D0, AD15 AD0	t ₃₀ SR	25	15	-	ns	
Input hold time READY, D15 D0, AD15 AD0 ¹⁾	t ₃₁ SR	0	-7	_	ns	

Read data are latched with the same internal clock edge that triggers the address change and the rising edge
of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can
change after the rising edge of RD.




Figure 20 Multiplexed Bus Cycle



Electrical Parameters

Table 37 USIC SSC Master Mode Timing for Lower Voltage Range (cont'd)

				_	• , ,	
Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Receive data input setup time to SCLKOUT receive edge	t ₄ SR	40	_	-	ns	
Data input DX0 hold time from SCLKOUT receive edge	t ₅ SR	-5	_	-	ns	

¹⁾ $t_{SYS} = 1 / f_{SYS}$

Table 38 USIC SSC Slave Mode Timing for Upper Voltage Range

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t ₁₀ SR	7	-	_	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁ SR	7	-	-	ns	
Receive data input setup time to shift clock receive edge ¹⁾	<i>t</i> ₁₂ SR	7	-	_	ns	
Data input DX0 hold time from clock input DX1 receive edge ¹⁾	<i>t</i> ₁₃ SR	5	-	-	ns	
Data output DOUT valid time	t ₁₄ CC	7	_	33	ns	

¹⁾ These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).

Electrical Parameters




Figure 23 USIC - SSC Master/Slave Mode Timing

Note: This timing diagram shows a standard configuration where the slave select signal is low-active and the serial clock signal is not shifted and not inverted.