

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	256КВ (256К х 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90594gpf-g-127-bnde1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1. Product Lineup

	Features	MB90591G/594G	MB90V590G				
Classifica	ation	Mask ROM product	Flash ROM product	Evaluation product			
ROM size		384/256 Kbytes	384/256 Kbytes Boot block Hard-wired reset vector	None			
RAM size	e	8/6 Kbytes	8/6 Kbytes	8 Kbytes			
Emulator	r-specific power supply		None				
CPU fun	ctions	The number of instructions : 340 Instruction bit length : 8 bits, 16 bits Instruction length : 1 byte to 7 bytes Data bit length : 1 bit, 8 bits, 16 bits Minimum execution time : 62.5 ns (at machine clock frequency of 16 MHz) Interrupt processing time : 1.5 $\mu$ s (at machine clock frequency of 16 MHz, minimum value)					
UART (3	channels)	Clock synchronized transmission (500 Kbps / 1 Mbps / 2 Mbps) Clock asynchronized transmission (4808/5208/9615/10417/19230/38460/62500 /500000 bps at machine clock frequency of 16 MHz) Transmission can be performed by bi-directional serial transmission or by master/slave connection.					
8/10-bit A	it A/D converter Conversion precision : 8/10-bit can be selectively used. Number of inputs : 8 One-shot conversion mode (converts selected channel once only) Scan conversion mode (converts two or more successive channels and can program up to 8 channels) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)						
8/16-bit F (6 chann	PPG timers els)	Stimers   Number of channels : 6 (8/16-bit × 6 channels)     PPG operation of 8-bit or 16-bit   A pulse wave of given intervals and given duty ratios can be output.     Pulse interval : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , 128µs   (at oscillation of 4 MHz, fsys = system clock frequency of 16 MHz, fosc = oscillation clock frequency)					
Number of channels : 2     Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = System clock frequency)       Supports External Event Count function     Supports External Event Count function							
16-bit	16-bit Output compares	Number of channels : 6 (8/16-bit $\times$ 6 Pin input factor : A match signal of c	Number of channels : 6 (8/16-bit × 6 channels) Pin input factor : A match signal of compare register				
I/O tim- er     Input captures     Number of channels : 6 Rewriting a register value upon a pin input (rising, falling, or both edges)							



Features	es MB90591G/594G MB90F591G/F594G MB90V59						
CAN Interface	Number of channels : 2 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting : MB90(F)59xG : TSEG2 $\geq$ RSJW						
Stepping motor controller (4 channels)	Four high current outputs for each c Synchronized two 8-bit PWM's for e	hannel ach channel					
External interrupt circuit	Number of inputs : 8 Started by a rising edge, a falling ed	Number of inputs : 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.					
Sound generator	8-bit PWM signal is mixed with tone frequency from 8-bit reload counter PWM frequency : 62.5K, 31.2K, 15.6K, 7.8KHz (at System clock = 16MHz) Tone frequency : PWM frequency / 2 / (reload value + 1)						
Extended I/O serial interface	Clock synchronized transmission (31.25K/62.5K/125K/500K/1Mbps at machine clock frequency of 16 MHz) LSB first/MSB first						
Watch timer	Directly operates with the system clo Read/Write accessible Second/Minu	ock ite/Hour registers					
Watchdog timer	Reset generation interval : 3.58 ms, (at oscillation of 4 MHz, minimum va	14.33 ms, 57.23 ms, 458.75 ms Ilue)					
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics Inc.						
Low-power consumption (stand- by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by						
Process		CMOS					
Power supply voltage for opera- tion*2	5 V±10 % 5	5 V土10 % (MB90V590G, MB90F594G, MB90594G) 5 V土5 % (MB90F591G, MB90591G)					
Package	QF	P-100	PGA-256				

\*1 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used. Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*2 : Varies with conditions such as the operating frequency. (See section "Electrical Characteristics.")



## 2. Pin Assignment





# 3. Pin Description

No.	Pin name	Circuit type	e Function		
82	X0	Δ	Oscillator nin		
83	X1	~			
77	RST	В	Reset input		
52	HST	С	Hardware standby input		
85 to 90	P00 to P05		General purpose I/O		
05 10 50	IN0 to IN5	D	Inputs for the Input Captures		
	P06, P07, P10 to P13	_	General purpose I/O		
91 to 96	OUT0 to OUT5	D	Outputs for the Output Compares. To enable the signal outputs, the corresponding bits of the Port Direction registers should be set to "1".		
07	P14	П	General purpose I/O		
97	RX1		RX input for CAN Interface 1		
	P15		General purpose I/O		
98 TX1		D	TX output for CAN Interface 1. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
	P16		General purpose I/O		
99 SGO		D	SGO output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
	P17		General purpose I/O		
100	SGA	D	SGA output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		
1 to 4	P20 to P23	D	General purpose I/O		
E to 9	P24 to P27	D	General purpose I/O		
5108	INT4 to INT7	D	External interrupt input for INT4 to INT7		
9, 10	P30, P31	D	General purpose I/O		
12, 13	P32, P33	D	General purpose I/O		
	P34		General purpose I/O		
14     D     SOT output for UART 0. To enable the signal output, the correspo be set to "1".		SOT output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".			
	P35		General purpose I/O		
15	SCK0	D	SCK input/output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".		



No.	Pin name	Circuit type	e Function			
	P70 to P73		General purpose I/O			
54 to 57	PWM1P0, PWM1M0, PWM2P0, PWM2M0	F	Output for Stepping Motor Controller channel 0.			
	P74 to P77		General purpose I/O			
59 to 62	PWM1P1, PWM1M1, PWM2P1, PWM2M1	F	Output for Stepping Motor Controller channel 1.			
	P80 to P83		General purpose I/O			
64 to 67	PWM1P2, PWM1M2, PWM2P2, PWM2M2	F	Output for Stepping Motor Controller channel 2.			
	P84 to P87		General purpose I/O			
69 to 72	PWM1P3, PWM1M3, PWM2P3, PWM2M3	F	Output for Stepping Motor Controller channel 3.			
74	P90	D	General purpose I/O			
74	TX0		TX output for CAN Interface 0			
75	P91		General purpose I/O			
15	RX0	D	RX input for CAN Interface 0			
76	P92		General purpose I/O			
10	INT0	D	External interrupt input for INT0			
78	P93		General purpose I/O			
10	INT1	D	External interrupt input for INT1			
70	P94		General purpose I/O			
15	INT2	D	External interrupt input for INT2			
80	P95		General purpose I/O			
00	INT3	D	External interrupt input for INT3			
58, 68	DVcc	_	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)			
53, 63, 73	DVss	_	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)			
34	AVcc	Power supply	Power supply for analog circuit pin When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AVcc to Vcc.			
37	AVss	Power supply	Ground level for analog circuit			



# 4. I/O Circuit Type







## 5. Handling Devices

(1) Preventing latch-up CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.

■ The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.

## (2) Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefor they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k $\Omega.$ 

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

(3) Using external clock To use external clock, drive X0 pin only and leave X1 pin unconnected. Below is a diagram of how to use external clock.

#### Using external clock





### (12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

#### (13) Directions of "DIV A, Ri" and "DIVW A, RWi" instructions

In the Signed multiplication and division instructions ("DIV A, Ri" and "DIVW A, RWi"), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in "00 H".

If the values of the corresponding bank registers (DTB,ADB,USB,SSB) are set to other than "00 H", the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

#### (14) Using REALOS

The use of EI<sup>2</sup>OS is not possible with the REALOS real time operating system.

## (15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.





## 7. Memory Space

The memory space of the MB90590/590G Series is shown below **Memory space map** 



Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.



Address	Register	Abbreviation	Access	Peripheral	Initial value		
48 <sub>H</sub>	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable	0_000_1в		
<b>49</b> н	PPG9 Operation Mode Control Register	PPGC9	R/W	Pulse	0_00001в		
4Ан	PPG8,9 Output Pin Control Register	PPG89	R/W	Generator 8/9	00000000		
4Bн		Reserved					
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit Programmable	0_000_1в		
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Pulse	0_00001в		
4Eн	PPGA,B Output Pin Control Register	PPGAB	R/W	Generator A/B	00000000		
4Fн		Reser	ved				
50н	Timer Control Status Register 0 (low-order)	TMCSR0	R/W		0 0 0 0 0 0 0 0 0 <sub>B</sub>		
51н	Timer Control Status Register 0 (high-order)	TMCSR0	R/W	16-bit Reload Timer U	0000в		
52н	Timer Control Status Register 1 (low-order)	TMCSR1	R/W		00000000		
53н	Timer Control Status Register 1 (high-order)	TMCSR1	R/W	16-bit Reload Timer 1	0000в		
54н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 <sub>B</sub>		
55н	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 <sub>B</sub>		
56 <sup>H</sup>	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0 <sub>B</sub>		
57н		Reser	ved				
58H	Output Compare Control Status Register 0	OCS0	R/W	Output Compare 0/1	0000_00В		
59н	Output Compare Control Status Register 1	OCS1	R/W		0 0 0 0 0в		
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output Compare 2/3	000000в		
<b>5</b> Вн	Output Compare Control Status Register 3	OCS3	R/W		00000		
<b>5С</b> н	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0000_00		
5Dн	Output Compare Control Status Register 5	OCS5	R/W		00000		
5Eн	Sound Control Register (low-order)	SGCR	R/W	Sound Constator	00000000		
5 <b>F</b> н	Sound Control Register (high-order)	SGCR	R/W	Cound CeneralO	00в		

Initial value

Peripheral



CYPRESS\*

Register

60н	Watch Timer Control Register (low-or- der)	WTCR	R/W		000000в		
61н	Watch Timer Control Register (high-or- der)	WTCR	R/W	vvatch Timer	00000000		
62н	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	000000в		
63н	•	Re	served	I	-		
64н	PWM Control Register 1	Stepping Motor Controller 1	000000в				
65н		Re	served				
66н	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	000000в		
67н		Re	served				
68н	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	000000в		
69н to 6Cн	Reserved						
6Dн	Serial I/O Prescaler Register	CDCR	R/W	Prescaler (Serial I/O)	0 XXX 1 1 1 1в		
6Eн	Timer Control Status Register	TCCS	R/W	16-bit Free-run Timer	00000000		
6 <b>F</b> н	ROM Mirror Function Select Register	ROM Mirror	XXXXXXX1B				
70н to 8Fн	Reserved for	CAN Interface 0/1. F	Refer to sect	ion about CAN Controller			
90н to 9Dн		Re	served				
9Eн	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 <sub>B</sub>		
9 <b>F</b> н	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	0в		
А0н	Low Power Mode Control Register	LPMCR	R/W	Low Power Controller	00011000в		
А1н	Clock Selection Register	CKSCR	R/W	Low Power Controller	1111100в		
A2н to A7н		Re	served				
А8н	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 <sub>B</sub>		
А9н	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	1 0 0 1 0 0в		
AAH to ADH		Re	served				
АЕн	Flash Memory Control Status Register (Flash product only. Otherwise reserved)	Flash Memory Control Status Register (Flash product only. FMCS R/W Flash Memory   Otherwise reserved) FMCS R/W Flash Memory		Flash Memory	0 0 0 X 0 0 0 0 <sub>B</sub>		
AFH		Re	served				

Abbreviation Access



Address	Register	Abbreviation	Access	Peripheral	Initial value
1910н	Reload L Register	PRLL8	R/W		XXXXXXXXB
1911н	Reload H Register	PRLH8	R/W	16-bit Programmable Pulse	XXXXXXXXB
1912н	Reload L Register	PRLL9	R/W	Generator 8/9	XXXXXXXXB
1913н	Reload H Register	PRLH9	R/W		XXXXXXXXB
1914 <sub>H</sub>	Reload L Register	PRLLA	R/W		XXXXXXXXB
1915⊦	Reload H Register	PRLHA	R/W	16-bit Programmable Pulse	XXXXXXXXB
1916 <sub>H</sub>	Reload L Register	PRLLB	R/W	Generator A/B	XXXXXXXXB
<b>1917</b> н	Reload H Register	PRLHB	R/W		XXXXXXXXB
1918н to 191Fн		F	Reserved		
1920н	Input Capture Register 0 (low-or- der)	IPCP0	R		XXXXXXXXB
<b>1921</b> н	Input Capture Register 0 (high-or- der)	IPCP0	R	lagest Contents 0/4	XXXXXXXXB
1922н	Input Capture Register 1 (low-or- der)	IPCP1	R	input Capture 0/1	XXXXXXXXB
1923н	Input Capture Register 1 (high-or- der)	IPCP1	R		XXXXXXXXB
1924 <del>।</del>	Input Capture Register 2 (low-or- der)	IPCP2	R		XXXXXXXXB
<b>1925</b> н	Input Capture Register 2 (high-or- der)	IPCP2	R	lanut Conture 2/2	XXXXXXXXB
1926н	Input Capture Register 3 (low-or- der)	IPCP3	R	Input Capture 2/3	XXXXXXXXB
<b>1927</b> ⊦	Input Capture Register 3 (high-or- der)	IPCP3	R		XXXXXXXXB
<b>1928</b> н	Input Capture Register 4 (low-or- der)	IPCP4	R		XXXXXXXXB
<b>1929</b> н	Input Capture Register 4 (high-or- der)	IPCP4	R	have Carton 1/2	XXXXXXXXB
192Ан	Input Capture Register 5 (low-or- der)	IPCP5	R	Input Capture 4/5	XXXXXXXXB
192Bн	Input Capture Register 5 (high-or- der)	IPCP5	R		XXXXXXXXB
192Cн to 192Fн		F	Reserved		



Address	Register	Abbreviation	Access	Peripheral	Initial value	
1930н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXXB	
1931н	Output Compare Register 0 (high-order)	OCCP0	R/W	Output Compore 0/1	XXXXXXXXB	
1932н	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB	
1933н	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXXB	
1934н	Output Compare Register 2 (low-order)	Dutput Compare Register 2 (low-order) OCCP2 R/W				
1935н	Output Compare Register 2 (high-order)	OCCP2	R/W	Output Compore 2/2	XXXXXXXXB	
1936н	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXXB	
1937н	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXXB	
1938н	Output Compare Register 4 (low-order)	OCCP4	R/W		XXXXXXXXB	
1939н	Output Compare Register 4 (high-order)	OCCP4	R/W	Output Compore 4/5	XXXXXXXXB	
193Ан	AH Output Compare Register 5 (low-order)		R/W	Output Compare 4/5	XXXXXXXXB	
193Bн	Output Compare Register 5 (high-order)	OCCP5	R/W		XXXXXXXXB	
193Cн to 193Fн	Reserved					
1940н	Timer 0/Reload Register 0 (low-order)	TMR0/TMRLR0	R/W	16 hit Polood Timor 0	XXXXXXXXB	
1941н	Timer 0/Reload Register 0 (high-order)	TMR0/TMRLR0	R/W	To-bit Reload Timer o	XXXXXXXXB	
1942н	Timer 1/Reload Register 1 (low-order)	TMR1/TMRLR1	R/W	16 hit Delead Timer 1	XXXXXXXXB	
1943н	Timer 1/Reload Register 1 (high-order)	TMR1/TMRLR1	R/W	To-bit Reload Timer T	XXXXXXXXB	
1944н	Timer Data Register (low-order)	TCDT	R/W	16 bit Free run Timer	00000000в	
1945н	Timer Data Register (high-order)	TCDT	R/W	To-bit Free-run Timer	00000000в	
1946н	Frequency Data Register	SGFR	R/W		XXXXXXXXB	
1947н	Amplitude Data Register	SGAR	R/W	Sound Congrator	XXXXXXXXB	
1948н	Decrement Grade Register	SGDR	R/W		XXXXXXXXB	
1949н	49H Tone Count Register SGTR R/W			XXXXXXXXB		



Address	Register Abbreviation Access		Peripheral	Initial value			
194Ан	Sub-second Data Register (low-order)	WTBR	R/W		XXXXXXXXB		
194Bн	Sub-second Data Register (middle-order)	WTBR	R/W	Watch Timer	XXXXXXXXB		
194Cн	Sub-second Data Register (high-order)	WTBR	R/W		XXXXX <sub>B</sub>		
194D <sub>H</sub>	Second Data Register	WTSR	R/W		000000в		
194Eн	Minute Data Register	WTMR	R/W	Watch Timer	000000в		
194Fн	Hour Data Register	WTHR	R/W	watch rimer	00000в		
1950н	PWM1 Compare Register 0	PWC10	R/W		XXXXXXXXB		
1951н	PWM2 Compare Register 0	PWC20	R/W	Stepping Motor Con-	XXXXXXXXB		
1952н	PWM1 Select Register 0	PWS10	R/W	troller 0	000000в		
1953н	PWM2 Select Register 0	PWS20	R/W		_0000000в		
1954н	PWM1 Compare Register 1	PWC11	R/W		XXXXXXXXB		
1955н	PWM2 Compare Register 1	PWC21	R/W	Stepping Motor Con-	XXXXXXXXB		
1956н	PWM1 Select Register 1	PWS11	R/W	troller 1	000000в		
1957н	PWM2 Select Register 1	PWS21	R/W		_0000000в		
1958н	PWM1 Compare Register 2	PWC12	R/W		XXXXXXXXB		
1959н	PWM2 Compare Register 2	PWC22	R/W	Stepping Motor Con-	XXXXXXXXB		
195Ан	PWM1 Select Register 2	PWS12	R/W	troller 2	000000в		
195Bн	PWM2 Select Register 2	PWS22	R/W		_0000000в		
195Cн	PWM1 Compare Register 3	PWC13	R/W		XXXXXXXXB		
195DH	PWM2 Compare Register 3	PWC23	R/W	Stepping Motor Con-	XXXXXXXXB		
195Eн	PWM1 Select Register 3	PWS13	R/W	troller 3	000000в		
195Fн	PWM2 Select Register 3	PWS23	R/W		_0000000в		
1960н to 19FFн	Reserved						
1A00н to 1AFFн	CAN Inter	face 0. Refer to section	on about CA	N Controller			
1B00н to 1BFFн	CAN Inter	face 1. Refer to section	on about CA	N Controller			
1C00н to 1CFFн	CAN Inter	face 0. Refer to section	on about CA	N Controller			
1D00н to 1DFFн	CAN Inter	face 1. Refer to section	on about CA	N Controller			
1E00н to 1EFFн	Reserved						



## 9. CAN Controllers

The CAN controller has the following features : Conforms to CAN Specification Version 2.0 Part A and B

- Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
  - $\ensuremath{\square}$  Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbit/s to 2 Mbit/s (when input clock is at 16 MHz)

#### List of Control Registers

Address		Pogistor	Abbroviation	Accoss	Initial Value	
CAN0	CAN1		Abbreviation	ALLESS	initial value	
000070н	000080н	Mossage huffer valid register		D ///		
000071н	000081н	Nessage builer valid register	BVALK	IN/ VV	0000000 0000008	
000072н	000082н	Transmit request register	TREOR	D/M		
000073н	000083н		INEQN	IX/ VV	000000000000000000000000000000000000000	
000074н	000084 <sub>H</sub>		TCANP	۱۸/		
000075н	000085н		TOANK	vv	0000000 000000B	
000076н	000086н	Transmit complete register	TCP	R/\/	0000000 000000₀	
000077н	000087н		TOR	11/10		
0000 <b>78</b> н	000088H	Pacaiva complete register	PCP	P/M		
<b>000079</b> н	000089н		KOK	11/10	00000000000008	
00007Ан	00008Ан	Romoto request receiving register	DDTDD	D/M/		
00007BH	00008BH	Remote request receiving register		11/10	0000000 0000008	
00007Cн	00008Cн			D/M/		
00007Dн	00008DH	Receive overrun register	KOVKK	IN/ VV	000000000000000000000000000000000000000	
00007Eн	00008Eн	Pacaiva interrupt anable register	PIEP	P/M		
00007Fн	00008Fн		NER	1 1/ 7 1		



- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits



#### Note: : Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 11.2 Recommended Conditions

Value Parameter Symbol Unit Remarks Min Тур Max V 4.5 5.0 5.5 Under normal operation MB90V590G MB90F594G Maintains RAM data in stop 3.0 5.5 V MB90594G \_\_\_\_ mode Vcc Power supply voltage AVcc 4.75 5.25 V Under normal operation 5.0 MB90F591G Maintains RAM data in stop MB90591G 3.0 5 25 V mode Smooth capacitor Cs 0.022 0.1 1.0 μF Operating temperature TA -40 +85 °C

\*: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

(Vss = AVss = 0.0 V)



#### 11.4.3 Power On Reset

(MB90V590G, MB90F594G, MB90594G :  $V_{CC} = 5.0 V \pm 10 \%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40 °C$  to +85 °C) (MB90F591G, MB90591G :  $V_{CC} = 5.0 V \pm 5 \%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40 °C$  to +85 °C)

Baramatar	Symbol Bin name		Condition	Value		Unit	Pomarks	
Farameter	Symbol	Fin name	Condition	Min Max		Unit	r enidi k5	
Power on rise time	tR	Vcc		0.05	30	ms		
Power off time	toff	Vcc	—	50	_	ms	Due to repetitive operation	

Notes:

- Vcc must be kept lower than 0.2 V before power-on.
- The above values are used for creating a power-on reset.
- Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.







## 11.4.5 Timer Input Timing

(MB90V590G, MB90F594G, MB90594G :  $V_{CC} = 5.0 V \pm 10 \%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40 °C$  to +85 °C) (MB90F591G, MB90591G :  $V_{CC} = 5.0 V \pm 5 \%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40 °C$  to +85 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Pomarks	
				Min	Max	Unit	NenialKS	
Input pulse width	tтіwн	TIN0		4 tcp	_	ns	Under normal operation	
	t⊤ıw∟	IN0 to IN5		1		μs	In stop mode	



### 11.4.6 Trigger Input Timing

(MB90V590G, MB90F594G, MB90594G :  $V_{CC} = 5.0 V \pm 10 \%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40 °C$  to +85 °C) (MB90F591G, MB90591G :  $V_{CC} = 5.0 V \pm 5 \%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40 °C$  to +85 °C)

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
				Min	Max		
Input pulse width	tтrgн ttrgl	INT0 to INT7, ADTG	_	5 tcp	_	ns	



# 12. Example Characteristics







# **13. Ordering Information**

Part number	Package	Remarks
MB90594GPF MB90F594GPF MB90F591GPF MB90591GPF	100-pin Plastic QFP (FPT-100P-M06)	
MB90V590GCR	256-pin Ceramic PGA (PGA-256C-A01)	For evaluation