



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"





Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f591gpf-ge1

Contents




Product Lineup	3	AC Characteristics	40
Pin Assignment	5	A/D Converter	47
Pin Description	6	A/D Converter Glossary	48
I/O Circuit Type	10	Notes on Using A/D Converter	49
Handling Devices	12	Flash Memory	50
Block Diagram	16	Example Characteristics	51
Memory Space	17	Ordering Information	52
I/O Map	18	Package Dimension	53
CAN Controllers	27	Major Changes	54
Interrupt Map	33	Sales, Solutions, and Legal Information	55
Electrical Characteristics	35		
Absolute Maximum Ratings	35		
Recommended Conditions	36		
DC Characteristics	38		

4. I/O Circuit Type

Circuit Type	Circuit	Remarks
A		<ul style="list-style-type: none"> ■ Oscillation feedback resistor : 1 MΩ approx.
B		<ul style="list-style-type: none"> ■ Hysteresis input with pull-up resistor : 50 kΩ approx.
C		<ul style="list-style-type: none"> ■ Hysteresis input
D		<ul style="list-style-type: none"> ■ CMOS output ■ Hysteresis input

(Continued)

(Continued)

Circuit Type	Circuit	Remarks
E		<ul style="list-style-type: none"> ■ CMOS output ■ Hysteresis input ■ Analog input
F		<ul style="list-style-type: none"> ■ CMOS high current output ■ Hysteresis input
G		<ul style="list-style-type: none"> ■ Hysteresis input with pull-down resistor : 50 kΩ approx. ■ Flash version does not have pull-down resistor.

(9) N.C. Pin

The N.C. (internally connected) pin must be opened for use.



(10) Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

(11) Indeterminate outputs from ports 0 and 1 (without MB90F591G/591G, MB90F594G)

During oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on, the outputs from ports 0 and 1 become following state.

- If $\overline{\text{RST}}$ pin is "H", the outputs become indeterminate.
 - If $\overline{\text{RST}}$ pin is "L", the outputs become high-impedance.
- Pay attention to the port output timing shown as follow.



(12) Initialization

The device contains internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.

(13) Directions of “DIV A, Ri” and “DIVW A, RWi” instructions

In the Signed multiplication and division instructions (“DIV A, Ri” and “DIVW A, RWi”), the value of the corresponding bank register (DTB, ADB, USB, SSB) is set in “00 H”.

If the values of the corresponding bank registers (DTB,ADB,USB,SSB) are set to other than “00 H”, the remainder by the execution result of the instruction is not stored in the register of the instruction operand.

(14) Using REALOS

The use of EI²OS is not possible with the REALOS real time operating system.

(15) Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

8. I/O Map

Address	Register	Abbreviation	Access	Peripheral	Initial value
00 _H	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX _B
01 _H	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX _B
02 _H	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX _B
03 _H	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX _B
04 _H	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX _B
05 _H	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX _B
06 _H	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX _B
07 _H	Port 7 Data Register	PDR7	R/W	Port 7	XXXXXXXX _B
08 _H	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX _B
09 _H	Port 9 Data Register	PDR9	R/W	Port 9	_ _ XXXXXX _B
0A _H to 0F _H	Reserved				
10 _H	Port 0 Direction Register	DDR0	R/W	Port 0	0 0 0 0 0 0 0 0 _B
11 _H	Port 1 Direction Register	DDR1	R/W	Port 1	0 0 0 0 0 0 0 0 _B
12 _H	Port 2 Direction Register	DDR2	R/W	Port 2	0 0 0 0 0 0 0 0 _B
13 _H	Port 3 Direction Register	DDR3	R/W	Port 3	0 0 0 0 0 0 0 0 _B
14 _H	Port 4 Direction Register	DDR4	R/W	Port 4	0 0 0 0 0 0 0 0 _B
15 _H	Port 5 Direction Register	DDR5	R/W	Port 5	0 0 0 0 0 0 0 0 _B
16 _H	Port 6 Direction Register	DDR6	R/W	Port 6	0 0 0 0 0 0 0 0 _B
17 _H	Port 7 Direction Register	DDR7	R/W	Port 7	0 0 0 0 0 0 0 0 _B
18 _H	Port 8 Direction Register	DDR8	R/W	Port 8	0 0 0 0 0 0 0 0 _B
19 _H	Port 9 Direction Register	DDR9	R/W	Port 9	_ _ 0 0 0 0 0 0 _B
1A _H	Reserved				
1B _H	Analog Input Enable Register	ADER	R/W	Port 6, A/D	1 1 1 1 1 1 1 1 _B
1C _H to 1F _H	Reserved				
20 _H	Serial Mode Control Register 0	UMC0	R/W	UART0	0 0 0 0 1 0 0 _B
21 _H	Serial Status Register 0	USR0	R/W		0 0 0 1 0 0 0 0 _B
22 _H	Serial Input/Output Data Register 0	UIDR0/UODR0	R/W		XXXXXXXX _B
23 _H	Rate and Data Register 0	URD0	R/W		0 0 0 0 0 0 0 X _B
24 _H	Serial Mode Control Register 1	UMC1	R/W	UART1	0 0 0 0 1 0 0 _B
25 _H	Serial Status Register 1	USR1	R/W		0 0 0 1 0 0 0 0 _B
26 _H	Serial Input/Output Data Register 1	UIDR1/UODR1	R/W		XXXXXXXX _B
27 _H	Rate and Data Register 1	URD1	R/W		0 0 0 0 0 0 0 X _B

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
60 _H	Watch Timer Control Register (low-order)	WTCR	R/W	Watch Timer	0 0 0 _ _ 0 0 0 _B
61 _H	Watch Timer Control Register (high-order)	WTCR	R/W		0 0 0 0 0 0 0 0 _B
62 _H	PWM Control Register 0	PWC0	R/W	Stepping Motor Controller 0	0 0 0 0 0 _ _ 0 _B
63 _H	Reserved				
64 _H	PWM Control Register 1	PWC1	R/W	Stepping Motor Controller 1	0 0 0 0 0 _ _ 0 _B
65 _H	Reserved				
66 _H	PWM Control Register 2	PWC2	R/W	Stepping Motor Controller 2	0 0 0 0 0 _ _ 0 _B
67 _H	Reserved				
68 _H	PWM Control Register 3	PWC3	R/W	Stepping Motor Controller 3	0 0 0 0 0 _ _ 0 _B
69 _H to 6C _H	Reserved				
6D _H	Serial I/O Prescaler Register	CDCR	R/W	Prescaler (Serial I/O)	0 XXX 1 1 1 1 _B
6E _H	Timer Control Status Register	TCCS	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 _B
6F _H	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	XXXXXXXX1 _B
70 _H to 8F _H	Reserved for CAN Interface 0/1. Refer to section about CAN Controller				
90 _H to 9D _H	Reserved				
9E _H	Program Address Detection Control Status Register	PACSR	R/W	Address Match Detection Function	0 0 0 0 0 0 0 0 _B
9F _H	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	_ _ _ _ _ 0 _B
A0 _H	Low Power Mode Control Register	LPMCR	R/W	Low Power Controller	0 0 0 1 1 0 0 0 _B
A1 _H	Clock Selection Register	CKSCR	R/W	Low Power Controller	1 1 1 1 1 1 0 0 _B
A2 _H to A7 _H	Reserved				
A8 _H	Watchdog Timer Control Register	WDTC	R/W	Watchdog Timer	XXXXX 1 1 1 _B
A9 _H	Time Base Timer Control Register	TBTC	R/W	Time Base Timer	1 - - 0 0 1 0 0 _B
AA _H to AD _H	Reserved				
AE _H	Flash Memory Control Status Register (Flash product only. Otherwise reserved)	FMCS	R/W	Flash Memory	0 0 0 X 0 0 0 0 _B
AF _H	Reserved				

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
1930 _H	Output Compare Register 0 (low-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXX _B
1931 _H	Output Compare Register 0 (high-order)	OCCP0	R/W		XXXXXXXX _B
1932 _H	Output Compare Register 1 (low-order)	OCCP1	R/W		XXXXXXXX _B
1933 _H	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXX _B
1934 _H	Output Compare Register 2 (low-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX _B
1935 _H	Output Compare Register 2 (high-order)	OCCP2	R/W		XXXXXXXX _B
1936 _H	Output Compare Register 3 (low-order)	OCCP3	R/W		XXXXXXXX _B
1937 _H	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX _B
1938 _H	Output Compare Register 4 (low-order)	OCCP4	R/W	Output Compare 4/5	XXXXXXXX _B
1939 _H	Output Compare Register 4 (high-order)	OCCP4	R/W		XXXXXXXX _B
193A _H	Output Compare Register 5 (low-order)	OCCP5	R/W		XXXXXXXX _B
193B _H	Output Compare Register 5 (high-order)	OCCP5	R/W		XXXXXXXX _B
193C _H to 193F _H	Reserved				
1940 _H	Timer 0/Reload Register 0 (low-order)	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX _B
1941 _H	Timer 0/Reload Register 0 (high-order)	TMR0/TMRLR0	R/W		XXXXXXXX _B
1942 _H	Timer 1/Reload Register 1 (low-order)	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX _B
1943 _H	Timer 1/Reload Register 1 (high-order)	TMR1/TMRLR1	R/W		XXXXXXXX _B
1944 _H	Timer Data Register (low-order)	TCDT	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 _B
1945 _H	Timer Data Register (high-order)	TCDT	R/W		0 0 0 0 0 0 0 0 _B
1946 _H	Frequency Data Register	SGFR	R/W	Sound Generator	XXXXXXXX _B
1947 _H	Amplitude Data Register	SGAR	R/W		XXXXXXXX _B
1948 _H	Decrement Grade Register	SGDR	R/W		XXXXXXXX _B
1949 _H	Tone Count Register	SGTR	R/W		XXXXXXXX _B

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
194A _H	Sub-second Data Register (low-order)	WTBR	R/W	Watch Timer	XXXXXXXX _B
194B _H	Sub-second Data Register (middle-order)	WTBR	R/W		XXXXXXXX _B
194C _H	Sub-second Data Register (high-order)	WTBR	R/W		___ XXXXX _B
194D _H	Second Data Register	WTSR	R/W		_ _ 0 0 0 0 0 0 _B
194E _H	Minute Data Register	WTMR	R/W	Watch Timer	_ _ 0 0 0 0 0 0 _B
194F _H	Hour Data Register	WTHR	R/W		___ 0 0 0 0 0 _B
1950 _H	PWM1 Compare Register 0	PWC10	R/W	Stepping Motor Controller 0	XXXXXXXX _B
1951 _H	PWM2 Compare Register 0	PWC20	R/W		XXXXXXXX _B
1952 _H	PWM1 Select Register 0	PWS10	R/W		_ _ 0 0 0 0 0 0 _B
1953 _H	PWM2 Select Register 0	PWS20	R/W		_ 0 0 0 0 0 0 0 _B
1954 _H	PWM1 Compare Register 1	PWC11	R/W	Stepping Motor Controller 1	XXXXXXXX _B
1955 _H	PWM2 Compare Register 1	PWC21	R/W		XXXXXXXX _B
1956 _H	PWM1 Select Register 1	PWS11	R/W		_ _ 0 0 0 0 0 0 _B
1957 _H	PWM2 Select Register 1	PWS21	R/W		_ 0 0 0 0 0 0 0 _B
1958 _H	PWM1 Compare Register 2	PWC12	R/W	Stepping Motor Controller 2	XXXXXXXX _B
1959 _H	PWM2 Compare Register 2	PWC22	R/W		XXXXXXXX _B
195A _H	PWM1 Select Register 2	PWS12	R/W		_ _ 0 0 0 0 0 0 _B
195B _H	PWM2 Select Register 2	PWS22	R/W		_ 0 0 0 0 0 0 0 _B
195C _H	PWM1 Compare Register 3	PWC13	R/W	Stepping Motor Controller 3	XXXXXXXX _B
195D _H	PWM2 Compare Register 3	PWC23	R/W		XXXXXXXX _B
195E _H	PWM1 Select Register 3	PWS13	R/W		_ _ 0 0 0 0 0 0 _B
195F _H	PWM2 Select Register 3	PWS23	R/W		_ 0 0 0 0 0 0 0 _B
1960 _H to 19FF _H	Reserved				
1A00 _H to 1AFF _H	CAN Interface 0. Refer to section about CAN Controller				
1B00 _H to 1BFF _H	CAN Interface 1. Refer to section about CAN Controller				
1C00 _H to 1CFF _H	CAN Interface 0. Refer to section about CAN Controller				
1D00 _H to 1DFF _H	CAN Interface 1. Refer to section about CAN Controller				
1E00 _H to 1EFF _H	Reserved				

(Continued)

9. CAN Controllers

The CAN controller has the following features : Conforms to CAN Specification Version 2.0 Part A and B

- Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as 1D acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbit/s to 2 Mbit/s (when input clock is at 16 MHz)

List of Control Registers

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
000070 _H	000080 _H	Message buffer valid register	BVALR	R/W	00000000 00000000 _B
000071 _H	000081 _H				
000072 _H	000082 _H	Transmit request register	TREQR	R/W	00000000 00000000 _B
000073 _H	000083 _H				
000074 _H	000084 _H	Transmit cancel register	TCANR	W	00000000 00000000 _B
000075 _H	000085 _H				
000076 _H	000086 _H	Transmit complete register	TCR	R/W	00000000 00000000 _B
000077 _H	000087 _H				
000078 _H	000088 _H	Receive complete register	RCR	R/W	00000000 00000000 _B
000079 _H	000089 _H				
00007A _H	00008A _H	Remote request receiving register	RRTRR	R/W	00000000 00000000 _B
00007B _H	00008B _H				
00007C _H	00008C _H	Receive overrun register	ROVRR	R/W	00000000 00000000 _B
00007D _H	00008D _H				
00007E _H	00008E _H	Receive interrupt enable register	RIER	R/W	00000000 00000000 _B
00007F _H	00008F _H				

(Continued)

List of Message Buffers (DLC Registers and Data Registers)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001A60 _H	001B60 _H	DLC register 0	DLCR0	R/W	----XXXX _B
001A61 _H	001B61 _H				
001A62 _H	001B62 _H	DLC register 1	DLCR1	R/W	----XXXX _B
001A63 _H	001B63 _H				
001A64 _H	001B64 _H	DLC register 2	DLCR2	R/W	----XXXX _B
001A65 _H	001B65 _H				
001A66 _H	001B66 _H	DLC register 3	DLCR3	R/W	----XXXX _B
001A67 _H	001B67 _H				
001A68 _H	001B68 _H	DLC register 4	DLCR4	R/W	----XXXX _B
001A69 _H	001B69 _H				
001A6A _H	001B6A _H	DLC register 5	DLCR5	R/W	----XXXX _B
001A6B _H	001B6B _H				
001A6C _H	001B6C _H	DLC register 6	DLCR6	R/W	----XXXX _B
001A6D _H	001B6D _H				
001A6E _H	001B6E _H	DLC register 7	DLCR7	R/W	----XXXX _B
001A6F _H	001B6F _H				
001A70 _H	001B70 _H	DLC register 8	DLCR8	R/W	----XXXX
001A71 _H	001B71 _H				
001A72 _H	001B72 _H	DLC register 9	DLCR9	R/W	----XXXX _B
001A73 _H	001B73 _H				
001A74 _H	001B74 _H	DLC register 10	DLCR10	R/W	----XXXX _B
001A75 _H	001B75 _H				
001A76 _H	001B76 _H	DLC register 11	DLCR11	R/W	----XXXX _B
001A77 _H	001B77 _H				
001A78 _H	001B78 _H	DLC register 12	DLCR12	R/W	----XXXX _B
001A79 _H	001B79 _H				
001A7A _H	001B7A _H	DLC register 13	DLCR13	R/W	----XXXX _B
001A7B _H	001B7B _H				
001A7C _H	001B7C _H	DLC register 14	DLCR14	R/W	----XXXX _B
001A7D _H	001B7D _H				
001A7E _H	001B7E _H	DLC register 15	DLCR15	R/W	----XXXX _B
001A7F _H	001B7F _H				
001A80 _H to 001A87 _H	001B80 _H to 001B87 _H	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX _B to XXXXXXXX _B

(Continued)

11. Electrical Characteristics

11.1 Absolute Maximum Ratings

($V_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *1
	AVRH, AVRL	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVRH/L$, $AVRH \geq AVRL$ *1
	DV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} \geq DV_{CC}$
Input voltage	V_I	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Output voltage	V_O	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Max clamp current	I_{CLAMP}	-2.0	+2.0	mA	*6
Total Max clamp current	$\sum I_{CLAMP} $	—	20	mA	*6
"L" level Max output current	I_{OL1}	—	15	mA	Normal output *3
"L" level avg. output current	I_{OLAV1}	—	4	mA	Normal output, average value *4
"L" level Max output current	I_{OL2}	—	40	mA	High current output *3
"L" level avg. output current	I_{OLAV2}	—	30	mA	High current output, average value *4
"L" level Max overall output current	$\sum I_{OL1}$	—	100	mA	Total normal output
"L" level Max overall output current	$\sum I_{OL2}$	—	330	mA	Total high current output
"L" level avg. overall output current	$\sum I_{OLAV1}$	—	50	mA	Total normal output, average value *5
"L" level avg. overall output current	$\sum I_{OLAV2}$	—	250	mA	Total high current output, average value *5
"H" level Max output current	I_{OH1}	—	-15	mA	Normal output *3
"H" level avg. output current	I_{OHAV1}	—	-4	mA	Normal output, average value *4
"H" level Max output current	I_{OH2}	—	-40	mA	High current output *3
"H" level avg. output current	I_{OHAV2}	—	-30	mA	High current output, average value *4
"H" level Max overall output current	$\sum I_{OH1}$	—	-100	mA	Total normal output
"H" level Max overall output current	$\sum I_{OH2}$	—	-330	mA	Total high current output
"H" level avg. overall output current	$\sum I_{OHAV1}$	—	-50	mA	Total normal output, average value *5
"H" level avg. overall output current	$\sum I_{OHAV2}$	—	-250	mA	Total high current output, average value *5
Power consumption	P_D	—	500	mW	MB90F594G, MB90F591G
		—	400	mW	MB90594G, MB90591G
Operating temperature	T_A	-40	+85	°C	
Storage temperature	T_{STG}	-55	+150	°C	

*1 : AV_{CC} , AVRH, AVRL and DV_{CC} shall not exceed V_{CC} . AVRH and AVRL shall not exceed AV_{CC} .

Also, AVRL shall not exceed AVRH.

*2 : V_I and V_O should not exceed $V_{CC} + 0.3\text{V}$. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*3 : The maximum output current is a peak value for a corresponding pin.

*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

*6 :

■ Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P95

■ Use within recommended operating conditions.

■ Use at DC voltage (current)

■ The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.

■ The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pins does not exceed rated values, either instantaneously or for prolonged periods.

■ Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.

(MB90F591G, MB90591G : $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input capacity	C_{IN}	Other than C, AV_{CC} , AV_{SS} , $AVRH$, $AVRL$, V_{CC} , V_{SS} , DV_{CC} , DV_{SS} , P70 to P87	—	—	5	15	pF	
		P70 to P87	—	—	15	30	pF	
Pull-up resistance	R_{UP}	\overline{RST}	—	25	50	100	$k\Omega$	
Pull-down resistance	R_{DOWN}	MD2	—	25	50	100	$k\Omega$	

11.4 AC Characteristics


11.4.1 Clock Timing

(MB90V590G, MB90F594G, MB90594G : $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)


(MB90F591G, MB90591G : $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Oscillation frequency	f_c	X0, X1	3	—	16	MHz	
Oscillation cycle time	t_{CYL}	X0, X1	62.5	—	333	ns	
Input clock pulse width	P_{WH}, P_{WL}	X0	10	—	—	ns	Duty ratio is about 30 to 70%.
Input clock rise and fall time	t_{CR}, t_{CF}	X0	—	—	5	ns	When using external clock
Machine clock frequency	f_{CP}	—	1.5	—	16	MHz	
Machine clock cycle time	t_{CP}	—	62.5	—	666	ns	
Flash read cycle time	t_{CYCFL}	—	—	$2 t_{CP}$	—	ns	When Flash is accessed by CPU

• Clock Timing



Example of Oscillation circuit



11.4.3 Power On Reset


(MB90V590G, MB90F594G, MB90594G : $V_{CC} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)


(MB90F591G, MB90591G : $V_{CC} = 5.0 \text{ V} \pm 5 \%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Power on rise time	t_R	V_{CC}	—	0.05	30	ms	
Power off time	t_{OFF}	V_{CC}		50	—	ms	Due to repetitive operation

Notes:


- V_{CC} must be kept lower than 0.2 V before power-on.
- The above values are used for creating a power-on reset.
- Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.



• External Shift Clock Mode

11.4.5 Timer Input Timing

(MB90V590G, MB90F594G, MB90594G : $V_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)
(MB90F591G, MB90591G : $V_{CC} = 5.0 V \pm 5\%$, $V_{SS} = AV_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH}	TIN0	—	$4 t_{CP}$	—	ns	Under normal operation
	t_{TIWL}	IN0 to IN5		1	—	μs	In stop mode

• Timer Input Timing

11.4.6 Trigger Input Timing

(MB90V590G, MB90F594G, MB90594G : $V_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)
(MB90F591G, MB90591G : $V_{CC} = 5.0 V \pm 5\%$, $V_{SS} = AV_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH} t_{TRGL}	INT0 to INT7, ADTG	—	$5 t_{CP}$	—	ns	

• **Trigger Input Timing**



11.4.7 Slew Rate High Current Outputs (MB90F591G, MB90591G, MB90594G and MB90F594G only)

(MB90F594G, MB90594G : $V_{CC} = 5.0 V \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)

(MB90F591G, MB90591G : $V_{CC} = 5.0 V \pm 5\%$, $V_{SS} = AV_{SS} = 0.0 V$, $T_A = -40^\circ C$ to $+85^\circ C$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Output Rise/Fall time	t_{R2} t_{F2}	Port P70 to P77, Port P80 to P87	—	15	40	ns	

• **Slew Rate Output Timing**



$$V_H = V_{OL2} + 0.1 \times (V_{OH2} - V_{OL2})$$

$$V_L = V_{OL2} + 0.9 \times (V_{OH2} - V_{OL2})$$


11.6 A/D Converter Glossary

Resolution : Analog changes that are identifiable with the A/D converter

Linearity error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error : The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



$$1 \text{ LSB} = (\text{Theoretical value}) \frac{\text{AVRH} - \text{AVRL}}{1024} \text{ [V]}$$

$$V_{OT} (\text{Theoretical value}) = \text{AVRL} + 0.5 \text{ LSB [V]}$$



$$V_{FST} (\text{Theoretical value}) = \text{AVRH} - 1.5 \text{ LSB [V]}$$

$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

V_{NT} : Voltage at a transition of digital output from $(N - 1)$ to N

(Continued)

14. Package Dimension



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.