



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f594gpf-ge1



Features	MB90591G/594G	MB90F591G/F594G	MB90V590G		
CAN Interface	Number of channels : 2 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting : MB90(F)59xG : TSEG2 ≥ RSJW				
Stepping motor controller (4 channels)	Four high current outputs for each c Synchronized two 8-bit PWM's for e				
External interrupt circuit	Number of inputs : 8 Started by a rising edge, a falling ed	ge, an "H" level input, or an "L" level inp	out.		
Sound generator	8-bit PWM signal is mixed with tone frequency from 8-bit reload counter PWM frequency : 62.5K, 31.2K, 15.6K, 7.8KHz (at System clock = 16MHz) Tone frequency : PWM frequency / 2 / (reload value + 1)				
Extended I/O serial interface	Clock synchronized transmission (31.25K/62.5K/125K/500K/1Mbps at machine clock frequency of 16 MHz)  LSB first/MSB first				
Watch timer	Directly operates with the system cle Read/Write accessible Second/Minu				
Watchdog timer	Reset generation interval : 3.58 ms, (at oscillation of 4 MHz, minimum va				
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics Inc.				
Low-power consumption (standby) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by				
Process	CMOS				
Power supply voltage for operation*2	5 V±10 % (MB90V590G, MB90F594G, MB90594G) 5 V±5 % (MB90F591G, MB90591G)				
Package	QF	P-100	PGA-256		

<sup>\*1 :</sup> It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.
Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

<sup>\*2 :</sup> Varies with conditions such as the operating frequency. (See section "Electrical Characteristics.")



# 3. Pin Description

No.	Pin name	Circuit type	Function			
82	X0					
83	X1	А	Oscillator pin			
77	RST	В	Reset input			
52	HST	С	Hardware standby input			
85 to 90	P00 to P05	D	General purpose I/O			
85 10 90	IN0 to IN5	D	Inputs for the Input Captures			
	P06, P07, P10 to P13		General purpose I/O			
91 to 96	OUT0 to OUT5	D	Outputs for the Output Compares. To enable the signal outputs, the corresponding bits of the Port Direction registers should be set to "1".			
97	P14	D	General purpose I/O			
97	RX1		RX input for CAN Interface 1			
	P15		General purpose I/O			
98	98 TX1		TX output for CAN Interface 1. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".			
	P16		General purpose I/O			
99	SGO	D	SGO output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".			
	P17		General purpose I/O			
100	SGA	D	SGA output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".			
1 to 4	P20 to P23	D	General purpose I/O			
F to 0	P24 to P27	D	General purpose I/O			
5 to 8	INT4 to INT7	D	External interrupt input for INT4 to INT7			
9, 10	P30, P31	D	General purpose I/O			
12, 13	P32, P33	D	General purpose I/O			
	P34		General purpose I/O			
14	14 SOT0		SOT output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".			
P35 General purpose I/O		General purpose I/O				
15	SCK0	D	SCK input/output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".			




No.	Pin name	Circuit type	Function	
	P70 to P73		General purpose I/O	
54 to 57	PWM1P0, PWM1M0, PWM2P0, PWM2M0	F	Output for Stepping Motor Controller channel 0.	
	P74 to P77		General purpose I/O	
59 to 62	PWM1P1, PWM1M1, PWM2P1, PWM2M1	F	Output for Stepping Motor Controller channel 1.	
	P80 to P83		General purpose I/O	
64 to 67	PWM1P2, PWM1M2, PWM2P2, PWM2M2	F	Output for Stepping Motor Controller channel 2.	
	P84 to P87		General purpose I/O	
69 to 72	PWM1P3, PWM1M3, PWM2P3, PWM2M3	F	Output for Stepping Motor Controller channel 3.	
7.4	P90	- D	General purpose I/O	
74	TX0	]	TX output for CAN Interface 0	
75	P91	- D	General purpose I/O	
75	RX0	<i>D</i>	RX input for CAN Interface 0	
76	P92	D	General purpose I/O	
	INT0	5	External interrupt input for INT0	
78	P93	D	General purpose I/O	
	INT1		External interrupt input for INT1	
79	P94	D	General purpose I/O	
	INT2		External interrupt input for INT2	
80	P95	- D	General purpose I/O	
	INT3		External interrupt input for INT3	
58, 68	DVcc	_	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)	
53, 63, 73	DVss	_	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)	
34	AVcc	Power supply	Power supply for analog circuit pin When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AVcc to Vcc.	
37	AVss	Power supply	Ground level for analog circuit	



No.	Pin name	Circuit type	Function	
35	AVRH	Power supply	Reference voltage input pin for analog circuit When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AVRH to AVcc.	
36	AVRL	Power supply	Reference voltage input pin for analog circuit	
49, 50	MD0, MD1	С	Operating mode selection input pins Connect directly to Vcc or Vss.	
51	MD2	G	Operating mode selection input pin Connect directly to Vcc or Vss.	
27	С	_	This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 $\mu\text{F}$ ceramic capacitor.	
23, 84	Vcc	Power supply	Power supply (5.0 V) input pin for digital circuit	
11,42,81	Vss	Power supply	Power supply (GND) input pin for digital circuit	



# 6. Block Diagram





# 7. Memory Space

The memory space of the MB90590/590G Series is shown below

Memory space map

	MB90V590G		MB90594G/F594G		MB90591G/ F591G
FFFFFFн FF0000н	ROM (FF bank)	FFFFFFн FF0000н	ROM (FF bank)	FFFFFFн FF0000н	ROM (FF bank
FEFFFFH FE0000H	ROM (FE bank)	FEFFFFн FE0000н	ROM (FE bank)	FEFFFFн FE0000н	ROM (FE bank
FDFFFFH FD0000H	ROM (FD bank)	FDFFFFн FD0000н	ROM (FD bank)	FDFFFFн FD0000н	ROM (FD bank
FCFFFFH FC0000H	ROM (FC bank)	FCFFFH FC0000H	ROM (FC bank)	FCFFFн FC0000н	
FBFFFFH FB0000H	ROM (FB bank)			FBFFFFн FB0000н	ROM (FB bank
FAFFFFH FA0000H	ROM (FA bank)			FAFFFFн FA0000н	ROM (FA bank
F9FFFн F90000н	ROM (F9 bank)			F9FFFн F90000н	ROM (F9 bank
00FFFFн 004000н	ROM (Image of FF bank)	00FFFFн 004000н	ROM (Image of FF bank)	00FFFFн 004000н	ROM (Image of FF bar
0028FFн 002100н 0020FFн	RAM 2K			0028FFн 002100н 0020FFн	RAM 2K
001FFFн 001900н 0018FFн	Peripheral	001FFFн 001900н 0018FFн	Peripheral	001FFFн 001900н 0018FFн	Peripheral
	RAM 6K		RAM 6K		RAM 6K
000100н		000100н		000100н	
0000BFн 000000н	Peripheral	0000BFн 000000н	Peripheral	0000BFн 000000н	Peripheral

Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFFH.



Address	Register	Abbreviation	Access	Peripheral	Initial value	
28н	Serial Mode Control Register 2	UMC2	R/W		00000100в	
29н	Serial Status Register 2	USR2	R/W		0 0 0 1 0 0 0 0в	
2Ан	Serial Input/Output Data Register 2	UIDR2/UODR2	R/W	UART2	XXXXXXXXB	
2Вн	Rate and Data Register 2	URD2	R/W		0 0 0 0 0 0 0X <sub>B</sub>	
2Сн	Serial Mode Control Register (low-order)	SMCS	R/W		0 0 0 0в	
2Dн	Serial Mode Control Register (high-order)	SMCS	R/W	Serial I/O	0 0 0 0 0 0 1 0в	
2Ен	Serial Data Register	SDR	R/W		XXXXXXXXB	
2Fн	Edge Selector Register	SES	R/W		Ов	
30н	External Interrupt Enable Register	ENIR	R/W		0 0 0 0 0 0 0 0 В	
31н	External Interrupt Request Register	EIRR	R/W	External Interrupt	XXXXXXXXB	
32н	External Interrupt Level Register	ELVR	R/W	External interrupt	0 0 0 0 0 0 0 0 В	
33н	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 В	
34н	A/D Control Status Register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0 В	
35н	A/D Control Status Register 1	ADCS1	R/W		0 0 0 0 0 0 0 0 В	
36н	A/D Data Register 0	ADCR0	R		XXXXXXXXB	
37н	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 0 XX <sub>B</sub>	
38н	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Programmable	0_0001в	
39н	PPG1 Operation Mode Control Register	PPGC1	R/W	Pulse	0_00001в	
ЗАн	PPG0,1 Output Pin Control Register	PPG01	R/W	Generator 0/1	0 0 0 0 0 0 0 0 В	
3Вн		Reserved				
3Сн	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable	0_0001в	
3Dн	PPG3 Operation Mode Control Register	PPGC3	R/W	Pulse	0_00001в	
3Ен	PPG2,3 Output Pin Control Register	PPG23	R/W	Generator 2/3	0 0 0 0 0 0 0 0 В	
3Fн		Reser	ved		1	
40н	PPG4 Operation Mode Control Register	PPGC4	R/W	16 hit Programmable	0_0001в	
41н	PPG5 Operation Mode Control Register	PPGC5	R/W	16-bit Programmable Pulse	0_00001в	
42н	PPG4,5 Output Pin Control Register	PPG45	R/W	Generator 4/5	0 0 0 0 0 0 0 0 0в	
43н		Reser	ved			
44н	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable Pulse	0_0001в	
45н	PPG7 Operation Mode Control Register	PPGC7	R/W		0_00001в	
46н	PPG6,7 Output Pin Control Register	PPG67	R/W	Generator 6/7	00000000	
47н		Reser	ved		1	



Address	Register	Abbreviation	Access	Peripheral	Initial value
48н	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable	0_000_1в
49н	PPG9 Operation Mode Control Register	PPGC9	R/W	Pulse	0_00001в
4Ан	PPG8,9 Output Pin Control Register	PPG89	R/W	Generator 8/9	0 0 0 0 0 0 0 0в
4Вн		Reser	ved		•
4Сн	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit Programmable	0_0001в
4Dн	PPGB Operation Mode Control Register	PPGCB	R/W	Pulse	0_00001в
4Ен	PPGA,B Output Pin Control Register	PPGAB	R/W	Generator A/B	0 0 0 0 0 0 0 0в
<b>4</b> Fн		Reser	ved		•
50н	Timer Control Status Register 0 (low-order)	TMCSR0	R/W		0 0 0 0 0 0 0 0 0в
51н	Timer Control Status Register 0 (high-order)	TMCSR0	R/W	16-bit Reload Timer 0	0000в
52н	Timer Control Status Register 1 (low-order)	TMCSR1	R/W		0 0 0 0 0 0 0 0в
53н	Timer Control Status Register 1 (high-order)	TMCSR1	R/W	16-bit Reload Timer 1	0000в
54н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 0
55н	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 В
56н	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0 В
57н		Reser	ved		
58н	Output Compare Control Status Register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 0 Ов
59н	Output Compare Control Status Register 1	OCS1	R/W	Odiput Oompare 0/1	0 0 0 0 0в
5Ан	Output Compare Control Status Register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 0 Ов
5Вн	Output Compare Control Status Register 3	OCS3	R/W	Output Compare 2/3	00000в
5Сн	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0 0 0 0 0 Ов
5Dн	Output Compare Control Status Register 5	OCS5	R/W	Output Compare 4/3	00000в
5Ен	Sound Control Register (low-order)	SGCR	R/W	Sound Generator	0 0 0 0 0 0 0 0в
<b>5</b> Fн	Sound Control Register (high-order)	SGCR	R/W	Courid Octiciator	0 Ов



Address	Register	Abbreviation	Access	Peripheral	Initial value
В0н	Interrupt Control Register 00	ICR00	R/W		00000111в
В1н	Interrupt Control Register 01	ICR01	R/W		00000111в
В2н	Interrupt Control Register 02	ICR02	R/W		00000111в
ВЗн	Interrupt Control Register 03	ICR03	R/W		00000111в
В4н	Interrupt Control Register 04	ICR04	R/W		00000111в
В5н	Interrupt Control Register 05	ICR05	R/W		00000111в
В6н	Interrupt Control Register 06	ICR06	R/W	]	00000111в
В7н	Interrupt Control Register 07	ICR07	R/W	laterwint controller	00000111в
В8н	Interrupt Control Register 08	ICR08	R/W	Interrupt controller	00000111в
В9н	Interrupt Control Register 09	ICR09	R/W	]	00000111в
ВАн	Interrupt Control Register 10	ICR10	R/W	]	00000111в
ВВн	Interrupt Control Register 11	ICR11	R/W	]	00000111в
ВСн	Interrupt Control Register 12	ICR12	R/W	]	00000111в
ВОн	Interrupt Control Register 13	ICR13	R/W	]	00000111в
ВЕн	Interrupt Control Register 14	ICR14	R/W	]	00000111в
ВГн	Interrupt Control Register 15	ICR15	R/W	]	00000111в
C0н to FFн		F	Reserved	<u>.                                      </u>	
1900н	Reload L Register	PRLL0	R/W		XXXXXXXXB
1901н	Reload H Register	PRLH0	R/W	16-bit Programmable Pulse	XXXXXXXXB
1902н	Reload L Register	PRLL1	R/W	Generator 0/1	XXXXXXXXB
1903н	Reload H Register	PRLH1	R/W		XXXXXXXXB
1904н	Reload L Register	PRLL2	R/W		XXXXXXXXB
1905н	Reload H Register	PRLH2	R/W	16-bit Programmable Pulse	XXXXXXXXB
1906н	Reload L Register	PRLL3	R/W	Generator 2/3	XXXXXXXXB
1907н	Reload H Register	PRLH3	R/W		XXXXXXXXB
1908н	Reload L Register	PRLL4	R/W		XXXXXXXXB
1909н	Reload H Register	PRLH4	R/W	16-bit Programmable Pulse	XXXXXXXXB
190Ан	Reload L Register	PRLL5	R/W	Generator 4/5	XXXXXXXXB
190Вн	Reload H Register	PRLH5	R/W	]	XXXXXXXXB
190Сн	Reload L Register	PRLL6	R/W		XXXXXXXXB
190Он	Reload H Register	PRLH6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXXB
190Ен	Reload L Register	PRLL7	R/W		XXXXXXXXB
190Гн	Reload H Register	PRLH7	R/W	]	XXXXXXXXB



Address	Register	Abbreviation	Access	Peripheral	Initial value
1930н	Output Compare Register 0 (low-order)	OCCP0	R/W		XXXXXXXXB
1931н	Output Compare Register 0 (high-order)	OCCP0	R/W	0.4	XXXXXXXXB
1932н	Output Compare Register 1 (low-order)	OCCP1	R/W	Output Compare 0/1	XXXXXXXXB
1933н	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXXB
1934н	Output Compare Register 2 (low-order)	OCCP2	R/W		XXXXXXXXB
1935н	Output Compare Register 2 (high-order)	OCCP2	R/W	0.45.4 0.55.5 0/0	XXXXXXXXB
1936н	Output Compare Register 3 (low-order)	OCCP3	R/W	Output Compare 2/3	XXXXXXXX
1937н	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX
1938н	Output Compare Register 4 (low-order)	OCCP4	R/W		XXXXXXXX
1939н	Output Compare Register 4 (high-order)	OCCP4	R/W	0.4	XXXXXXXX
193Ан	Output Compare Register 5 (low-order)	OCCP5	R/W	Output Compare 4/5	XXXXXXXXB
193Вн	Output Compare Register 5 (high-order)	OCCP5	R/W		XXXXXXXXB
193Сн to 193Fн		Reserve	ed		
1940н	Timer 0/Reload Register 0 (low-order)	TMR0/TMRLR0	R/W	40 hit Daland Timon 0	XXXXXXXXB
1941н	Timer 0/Reload Register 0 (high-order)	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXXB
1942н	Timer 1/Reload Register 1 (low-order)	TMR1/TMRLR1	R/W	40 kii Dalaad Tirran 4	XXXXXXXXB
1943н	Timer 1/Reload Register 1 (high-order)	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXXB
1944н	Timer Data Register (low-order)	TCDT	R/W	40 L'I F T'	00000000
1945н	Timer Data Register (high-order)	TCDT	R/W	16-bit Free-run Timer	00000000
1946н	Frequency Data Register	SGFR	R/W		XXXXXXXXB
1947н	Amplitude Data Register	SGAR	R/W	010	XXXXXXXXB
1948н	Decrement Grade Register	SGDR	R/W	Sound Generator	XXXXXXXX
1949н	Tone Count Register	SGTR	R/W		XXXXXXXX



Address	Register	Abbreviation	Access	Peripheral	Initial value
1FF0н	Program Address Detection Register 0 (low-order)	PADR0	R/W	Address Match De- tection Function	XXXXXXXX B
1FF1н	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXX B
1FF2⊦	Program Address Detection Register 0 (high-order)	PADR0	R/W		XXXXXXXX B
1FF3 <sub>H</sub>	Program Address Detection Register 1 (low-order)	PADR1	R/W		XXXXXXXX B
1FF4н	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX B
1FF5⊦	Program Address Detection Register 1 (high-order)	PADR1	R/W		XXXXXXXX B
1FF6н to 1FFFн	Reserved				

Note: : Initial value of "\_" represents unused bit; "X" represents unknown value.

Addresses in the rage 0000H to 00FFH, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading "X", and any write access should not be performed.



# (Continued) List of Control Registers

Add	ress	Do mintor.	Abbreviation	A	Initial Value	
CAN0	CAN1	- Register	Abbreviation	Access	initial value	
001С00н	001D00н	Control status register	CSR	R/W, R	00000 00-1в	
001С01н	001D01н	Control status register	CSR	R/VV, R	00000 00-1B	
001С02н	001D02н	Last event indicator register	LEIR	R/W	000-000в	
001С03н	001D03н	Last event indicator register	LLIIV	10,77	000 0000В	
001С04н	001D04н	Receive/transmit error counter RTEC		R	00000000 00000000в	
001С05н	001D05н	Treceive/transmit error counter	KILO	IX.	0000000 00000000	
001С06н	001D06н	Bit timing register	BTR	R/W	-1111111 1111111в	
001С07н	001D07н		BIK	IX/VV	-11111111111111111111111111111111111111	
001С08н	001D08н	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX	
001С09н	001D09н	TIDE register	gister IDER		VVVVVVV VVVVVV	
001С0Ан	001D0Ан	Transmit RTR register TRTRR		R/W	00000000 00000000в	
001С0Вн	001D0Вн	Transmit KTK register	TRITAL	K/VV	0000000 0000000	
001С0Сн	001D0Сн	Remote frame receive waiting register RFWTR		R/W	XXXXXXXX XXXXXXXX	
001С0Он	001D0Dн	Remote frame receive waiting register	KEWIK	IX/VV		
001С0Ен	001D0Ен	Transmit interrupt enable register	TIER	R/W	00000000 00000000в	
001С0Гн	001D0Fн	Transmit interrupt enable register	HER			
001С10н	001D10н				XXXXXXXX XXXXXXXX	
001С11н	001D11н	Acceptance mask select register	AMSR	R/W	AAAAAAAA AAAAAAAA	
001С12н	001D12н	Acceptance mask select register	AWOR	17/77	XXXXXXXX XXXXXXXX	
001С13н	001D13н					
001С14н	001D14н				XXXXXXXX XXXXXXXX	
001С15н	001D15н	Acceptance mack register 0	AMR0	R/W	ANNANAN ANNANAB	
001С16н	001D16н	Acceptance mask register 0	AWIKU	IN/ VV	XXXXX XXXXXXXXB	
001С17н	001D17н					
001С18н	001D18н				XXXXXXXX XXXXXXXX	
001С19н	001D19н	Acceptance mask register 1	AMR1	R/W		
001С1Ан	001D1Ан	Acceptance mask register 1	AIVIK	IT/VV	XXXXX XXXXXXXXB	
001С1Вн	001D1Bн	]			^^^^^- ^^^^^	



Address		Pagistar	Abbreviation	Access	Initial Value		
CAN0 CAN1		Register	Appreviation	Access	Initial Value		
001А88н	001В88н				XXXXXXXXB		
to	to	Data register 1 (8 bytes)	DTR1	R/W	to		
001A8Fн	001B8Fн				XXXXXXXXB		
001А90н	001В90н				XXXXXXXXB		
to 001А97н	to 001В97н	Data register 2 (8 bytes)	DTR2	R/W	to XXXXXXXB		
001A98н to	001B98н to	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to		
001A9Fн	001B9Fн	Data register 5 (6 bytes)	DINO	IN/VV	XXXXXXXX <sub>B</sub>		
001ААОн	001ВА0н				XXXXXXXXB		
to	to	Data register 4 (8 bytes)	DTR4	R/W	to		
001АА7н	001ВА7н				XXXXXXXXB		
001АА8н	001ВА8н				XXXXXXXXB		
to	to	Data register 5 (8 bytes)	DTR5	R/W	to		
001AAFн	001ВАГн				XXXXXXX		
001АВ0н	001ВВ0н	Data mariatas 0 (0 hatas)	DTDA	D.044	XXXXXXXXB		
to 001AB7н	to 001ВВ7н	Data register 6 (8 bytes)	DTR6	R/W	to XXXXXXXB		
001/AB8н	001BB8н				XXXXXXXXB		
to	to	Data register 7 (8 bytes)	DTR7	R/W	to		
001ABFн	001BBFн				XXXXXXXXB		
001АС0н	001ВС0н				XXXXXXXXB		
to	to	Data register 8 (8 bytes)	DTR8	R/W	to		
001АС7н	001ВС7н				XXXXXXXXB		
001AC8н	001ВС8н				XXXXXXXXB		
to 001ACF <sub>H</sub>	to 001BCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	to XXXXXXXXB		
001AD0н to	001BD0н to	Data register 10 (9 bytes)	DTR10	R/W	XXXXXXXXB to		
001AD7н	001BD7н	Data register 10 (8 bytes)	DIKIU	R/VV	XXXXXXXX <sub>B</sub>		
001AD8н	001BD8н				XXXXXXXXB		
to	to	Data register 11 (8 bytes)	DTR11	R/W	to		
001ADFн	001BDFн				XXXXXXXXB		
001АЕ0н	001ВЕ0н				XXXXXXXX		
to	to	Data register 12 (8 bytes)	DTR12	R/W	to		
001АЕ7н	001ВЕ7н				XXXXXXX		
001AE8н	001ВЕ8н	B	DTD 40	BAA	XXXXXXXXB		
to 001AEF⊦	to 001BEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	to XXXXXXXB		
001AF0н to	001BF0н to	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to		
001AF7⊦	001BF7н	Data register 14 (0 bytes)	DINIA	13/77	XXXXXXXX <sub>B</sub>		
001AF8н	001BF8н				XXXXXXXX		
to	to	Data register 15 (8 bytes)	DTR15	R/W	to		
001AFFн	001BFFн				XXXXXXXXB		



#### Notes:

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the El²OS interrupt clear signal.
- At the end of El²OS, the El²OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the El²OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the El²OS clear signal caused by the first event. So it is recommended not to use the El²OS for this interrupt number.
- If El²OS is enabled, El²OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same El²OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the El²OS, the other interrupt should be disabled.

Document Number: 002-07698 Rev. \*A Page 34 of 55



#### 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Davamatav	Cumahad	Rating		l lm!4	Remarks			
Parameter	Symbol	Min	Max	Unit	Remarks			
	Vcc	Vss - 0.3	Vss + 6.0	V				
	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc	*1		
Power supply voltage	AVRH, AVRL	V <sub>SS</sub> — 0.3	Vss + 6.0	V	AVcc ≥ AVRH/L, AVRH ≥ AVRL	*1		
	DVcc	$V_{SS} - 0.3$	Vss + 6.0	V	Vcc ≥ DVcc			
Input voltage	Vı	$V_{SS} - 0.3$	Vss + 6.0	V		*2		
Output voltage	Vo	$V_{SS} - 0.3$	Vss + 6.0	V		*2		
Max clamp current	ICLAMP	-2.0	+ 2.0	mA		*6		
Total Max clamp current	$\Sigma$   ICLAMP	1	20	mA		*6		
"L" level Max output current	l <sub>OL1</sub>	1	15	mA	Normal output	*3		
"L" level avg. output current	lolav1	1	4	mA	Normal output, average value	*4		
"L" level Max output current	lol2	ı	40	mA	High current output	*3		
"L" level avg. output current	lolav2	ı	30	mA	High current output, average value	*4		
"L" level Max overall output current	∑lol1	_	100	mA	Total normal output			
"L" level Max overall output current	∑lol2		330	mA	Total high current output			
"L" level avg. overall output current	∑lolav1	_	50	mA	Total normal output, average value	*5		
"L" level avg. overall output current	∑lolav2		250	mA	Total high current output, average value	*5		
"H" level Max output current	Іон1	_	-15	mA	Normal output	*3		
"H" level avg. output current	IOHAV1	_	-4	mA	Normal output, average value	*4		
"H" level Max output current	Іон2	_	-40	mA	High current output	*3		
"H" level avg. output current	IOHAV2	_	-30	mA	High current output, average value	*4		
"H" level Max overall output current	∑Іон1	_	-100	mA	Total normal output			
"H" level Max overall output current	∑Іон2	_	-330	mA	Total high current output			
"H" level avg. overall output current	∑IOHAV1	_	<b>-</b> 50	mA	Total normal output, average value	*5		
"H" level avg. overall output current	∑IOHAV2	_	-250	mA	Total high current output, average value	*5		
Power consumption	Pp	_	500	mW	MB90F594G, MB90F591G			
1 ower consumption	טו	_	400	mW	MB90594G, MB90591G			
Operating temperature	TA	-40	+85	°C				
Storage temperature	Tstg	<b>-</b> 55	+150	°C				

<sup>\*1 :</sup> AVcc, AVRH, AVRL and DVcc shall not exceed Vcc. AVRH and AVRL shall not exceed AVcc. Also, AVRL shall not exceed AVRH.

\*6 :

- Use within recommended operating conditions.
- Use at DC voltage (current)
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pins does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.

<sup>\*2:</sup> V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.

<sup>\*3 :</sup> The maximum output current is a peak value for a corresponding pin.


<sup>\*4 :</sup> Average output current is an average current value observed for a 100 ms period for a corresponding pin.

<sup>\*5 :</sup> Total average current is an average current value observed for a 100 ms period for all corresponding pins.

Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P95



- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits



Note: : Average output current = operating current × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 11.2 Recommended Conditions

(Vss = AVss = 0.0 V)

(VSS - A								
Parameter	Symbol	Value			Unit	Remarks		
Parameter	Symbol	Min	Тур	Max	Offic	Remarks		
		4.5	5.0	5.5	V	Under normal operation	MB90V590G	
Dower supply voltage	Vcc	3.0	_	5.5	V	Maintains RAM data in stop mode	MB90F594G MB90594G	
Power supply voltage	AVcc	4.75	5.0	5.25	V	Under normal operation	- MB90F591G	
		3.0	_	5.25	V	Maintains RAM data in stop mode	MB90591G	
Smooth capacitor	Cs	0.022	0.1	1.0	μF	*		
Operating temperature	TA	-40	_	+85	°C			

<sup>\*:</sup> Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

#### WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



#### 11.3 DC Characteristics

(MB90V590G, MB90F594G, MB90594G :  $Vcc = 5.0 \text{ V} \pm 10 \text{ %}$ , Vss = AVss = 0.0 V,  $T_A = -40 \text{ °C to } +85 \text{ °C}$ ) (MB90F591G, MB90591G :  $Vcc = 5.0 \text{ V} \pm 5 \text{ %}$ , Vss = AVss = 0.0 V,  $T_A = -40 \text{ °C to } +85 \text{ °C}$ )

Devementes	Symbol	Din nome	0 1141		Value		Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min Typ		Max	Unit	Remarks	
Input H voltage	VIHS	CMOS hyster- esis input	_	0.8 Vcc	_	Vcc +0.3	V		
voitage	Vінм	MD input	_	Vcc - 0.3	1	Vcc +0.3	V		
Input L	VILS	CMOS hyster- esis input	_	Vss - 0.3	l	0.5Vcc	>		
voltage	VILM	MD input	_	Vss - 0.3	1	Vss + 0.3	٧		
	VILR	RST, HST	_	Vss - 0.3		0.2Vcc	V		
Output H	V <sub>OH1</sub>	Normal output	$V_{CC} = 4.5 \text{ V},$ $I_{OH1} = -4.0 \text{ mA}$	Vcc - 0.5	l		>		
voltage	V <sub>OH2</sub>	High current output	$V_{CC} = 4.5 \text{ V},$ $I_{OH2} = -30.0 \text{ mA}$	Vcc - 0.5	l		>		
Output L	V <sub>OL1</sub>	Normal output	Vcc = 4.5 V, I <sub>OL1</sub> = 4.0 mA		1	0.4	>		
voltage	V <sub>OL2</sub>	High current output	Vcc = 4.5 V, lo <sub>L2</sub> = 30.0 mA		l	0.5	>		
Input leak current	Iı∟	_	Vcc = 5.5 V, Vss < Vi < Vcc	<b>–</b> 5	_	5	μА		
Analog input leak current	lial	AN0 to AN7	Vcc = 5.5 V, AVss < VI < AVcc	-1	_	1	μА		
	Icc		Vcc = 5.0 V±10%, Internal frequency : 16 MHz, At normal operation.	_	37	60	mA	MB90594G	
				_	50	80	mA	MB90F594G	
				_	50	80	mA	MB90F591G	
				_	45	60	mA	MB90591G	
	Iccs		Vcc = 5.0 V±10%, Internal frequency : 16 MHz, At Sleep mode.	_	13	20	mA	MB90594G	
		Vcc		_	15	23	mA	MB90F594G	
Power				_	15	23	mA	MB90F591G	
					15	23	mA	MB90591G	
supply current *		VCC	Vcc = 5.0 V±10%, Internal frequency : 2 MHz, At Timer mode		0.3	0.6	mA	MB90594G	
	Істѕ				0.35	0.6	mA	MB90F594G	
					0.35	0.6	mA	MB90F591G	
				_	0.35	0.6	mA	MB90591G	
	Іссн		Vcc = 5.0 V±10%, At Stop mode, T <sub>A</sub> = 25°C		5	20	μΑ	MB90594G	
					5	20	μА	MB90F594G	
				_	5	20	μА	MB90F591G	
				_	5	20	μΑ	MB90591G	

<sup>\*:</sup> The power supply current testing conditions are when using the external clock.



11.4.4 UART0/1/2, Serial I/O Timing


(MB90V590G, MB90F594G, MB90594G :  $Vcc = 5.0 \text{ V} \pm 10 \text{ %}$ , Vss = AVss = 0.0 V,  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ ) (MB90F591G, MB90591G :  $Vcc = 5.0 \text{ V} \pm 5 ^{\circ}$ , Vss = AVss = 0.0 V,  $T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Symbol	Pin name	Condition	Min	Max	Oill	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK3		8 tcp*	_	ns	
$SCK \downarrow \Rightarrow SOT$ delay time	tsLov	SCK0 to SCK3, SOT0 to SOT3	Internal clock operation	-80	80	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK3, SIN0 to SIN3	output pins are Ċ∟ = 80 pF + 1 TTL.	100	_	ns	
SCK ↑ ⇒ Valid SIN hold time	<b>t</b> shix	SCK0 to SCK3, SIN0 to SIN3		60	_	ns	
Serial clock "H" pulse width	<b>t</b> sHSL	SCK0 to SCK3		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0 to SCK3		4 tcp	_	ns	
$SCK \downarrow \Rightarrow SOT$ delay time	tsLov	SCK0 to SCK3, SOT0 to SOT3	External clock operation output pins are C <sub>L</sub> = 80 pF	_	150	ns	
Valid SIN ⇒ SCK ↑	tıvsн	SCK0 to SCK3, SIN0 to SIN3	] + 1 TTĹ. '	60	_	ns	
SCK ↑ ⇒ Valid SIN hold time	<b>t</b> sнıx	SCK0 to SCK3, SIN0 to SIN3		60		ns	


<sup>\*:</sup> tcp is the machine cycle (Unit: ns)

#### Notes:

- AC characteristic in CLK synchronized mode.
- C<sub>L</sub> is load capacity value of pins when testing.








#### 11.7 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions,:

- Output impedance values of the external circuit of 15 k $\Omega$  or lower are recommended.
- When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.


  When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 µs @machine clock of 16 MHz).







# 12. Example Characteristics


■ "H" Level Output Voltage





■ "L" Level Output





"H" Level Input Voltage/"L Level Input Voltage (Hysteresis Input)

