



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	16MHz
Connectivity	CANbus, EBI/EMI, SCI, Serial I/O, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	78
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f594gpf-ge1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f594gpf-ge1</a>

(Continued)

Features	MB90591G/594G	MB90F591G/F594G	MB90V590G
CAN Interface	Number of channels : 2 Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare / Full bit mask / Two partial bit masks Supports up to 1Mbps CAN bit timing setting : MB90(F)59xG : TSEG2 ≥ RSJW		
Stepping motor controller (4 channels)	Four high current outputs for each channel Synchronized two 8-bit PWM's for each channel		
External interrupt circuit	Number of inputs : 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input.		
Sound generator	8-bit PWM signal is mixed with tone frequency from 8-bit reload counter PWM frequency : 62.5K, 31.2K, 15.6K, 7.8KHz (at System clock = 16MHz) Tone frequency : PWM frequency / 2 / (reload value + 1)		
Extended I/O serial interface	Clock synchronized transmission (31.25K/62.5K/125K/500K/1Mbps at machine clock frequency of 16 MHz) LSB first/MSB first		
Watch timer	Directly operates with the system clock Read/Write accessible Second/Minute/Hour registers		
Watchdog timer	Reset generation interval : 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)		
Flash Memory	Supports automatic programming, Embedded Algorithm and Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Hard-wired reset vector available in order to point to a fixed boot sector in Flash Memory Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Writer from Minato Electronics Inc.		
Low-power consumption (stand-by) mode	Sleep/stop/CPU intermittent operation/watch timer/hardware stand-by		
Process	CMOS		
Power supply voltage for operation*2	5 V±10 % (MB90V590G, MB90F594G, MB90594G) 5 V±5 % (MB90F591G, MB90591G)		
Package	QFP-100		PGA-256

\*1 : It is setting of DIP switch S2 when Emulation pod (MB2145-507) is used.

Please refer to the MB2145-507 hardware manual (2.7 Emulator-specific Power Pin) about details.

\*2 : Varies with conditions such as the operating frequency. (See section "Electrical Characteristics.")

### 3. Pin Description

No.	Pin name	Circuit type	Function
82	X0	A	Oscillator pin
83	X1		
77	$\overline{\text{RST}}$	B	Reset input
52	$\overline{\text{HST}}$	C	Hardware standby input
85 to 90	P00 to P05	D	General purpose I/O
	IN0 to IN5		Inputs for the Input Captures
91 to 96	P06, P07, P10 to P13	D	General purpose I/O
	OUT0 to OUT5		Outputs for the Output Compares. To enable the signal outputs, the corresponding bits of the Port Direction registers should be set to "1".
97	P14	D	General purpose I/O
	RX1		RX input for CAN Interface 1
98	P15	D	General purpose I/O
	TX1		TX output for CAN Interface 1. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
99	P16	D	General purpose I/O
	SGO		SGO output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
100	P17	D	General purpose I/O
	SGA		SGA output for the Sound Generator. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
1 to 4	P20 to P23	D	General purpose I/O
5 to 8	P24 to P27	D	General purpose I/O
	INT4 to INT7		External interrupt input for INT4 to INT7
9, 10	P30, P31	D	General purpose I/O
12, 13	P32, P33	D	General purpose I/O
14	P34	D	General purpose I/O
	SOT0		SOT output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".
15	P35	D	General purpose I/O
	SCK0		SCK input/output for UART 0. To enable the signal output, the corresponding bit of the Port Direction register should be set to "1".

(Continued)


No.	Pin name	Circuit type	Function
54 to 57	P70 to P73	F	General purpose I/O
	PWM1P0, PWM1M0, PWM2P0, PWM2M0		Output for Stepping Motor Controller channel 0.
59 to 62	P74 to P77	F	General purpose I/O
	PWM1P1, PWM1M1, PWM2P1, PWM2M1		Output for Stepping Motor Controller channel 1.
64 to 67	P80 to P83	F	General purpose I/O
	PWM1P2, PWM1M2, PWM2P2, PWM2M2		Output for Stepping Motor Controller channel 2.
69 to 72	P84 to P87	F	General purpose I/O
	PWM1P3, PWM1M3, PWM2P3, PWM2M3		Output for Stepping Motor Controller channel 3.
74	P90	D	General purpose I/O
	TX0		TX output for CAN Interface 0
75	P91	D	General purpose I/O
	RX0		RX input for CAN Interface 0
76	P92	D	General purpose I/O
	INT0		External interrupt input for INT0
78	P93	D	General purpose I/O
	INT1		External interrupt input for INT1
79	P94	D	General purpose I/O
	INT2		External interrupt input for INT2
80	P95	D	General purpose I/O
	INT3		External interrupt input for INT3
58, 68	DV <sub>CC</sub>	—	Dedicated power supply pins for the high current output buffers (Pin No. 54 to 72)
53, 63, 73	DV <sub>SS</sub>	—	Dedicated ground pins for the high current output buffers (Pin No. 54 to 72)
34	AV <sub>CC</sub>	Power supply	Power supply for analog circuit pin When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AV <sub>CC</sub> to V <sub>CC</sub> .
37	AV <sub>SS</sub>	Power supply	Ground level for analog circuit

*(Continued)*

(Continued)

No.	Pin name	Circuit type	Function
35	AVRH	Power supply	Reference voltage input pin for analog circuit When turning this power supply on or off, always be sure to first apply electric potential equal to or greater than AVRH to AV <sub>CC</sub> .
36	AVRL	Power supply	Reference voltage input pin for analog circuit
49, 50	MD0, MD1	C	Operating mode selection input pins Connect directly to V <sub>CC</sub> or V <sub>SS</sub> .
51	MD2	G	Operating mode selection input pin Connect directly to V <sub>CC</sub> or V <sub>SS</sub> .
27	C	—	This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 $\mu$ F ceramic capacitor.
23, 84	V <sub>CC</sub>	Power supply	Power supply (5.0 V) input pin for digital circuit
11,42,81	V <sub>SS</sub>	Power supply	Power supply (GND) input pin for digital circuit

## 6. Block Diagram



## 7. Memory Space

The memory space of the MB90590/590G Series is shown below

### Memory space map

	MB90V590G		MB90594G/F594G		MB90591G/ F591G
FFFFFF <sub>H</sub>	ROM (FF bank)	FFFFFF <sub>H</sub>	ROM (FF bank)	FFFFFF <sub>H</sub>	ROM (FF bank)
FF0000 <sub>H</sub>		FF0000 <sub>H</sub>		FF0000 <sub>H</sub>	
FEFFFF <sub>H</sub>	ROM (FE bank)	FEFFFF <sub>H</sub>	ROM (FE bank)	FEFFFF <sub>H</sub>	ROM (FE bank)
FE0000 <sub>H</sub>		FE0000 <sub>H</sub>		FE0000 <sub>H</sub>	
FDFFFF <sub>H</sub>	ROM (FD bank)	FDFFFF <sub>H</sub>	ROM (FD bank)	FDFFFF <sub>H</sub>	ROM (FD bank)
FD0000 <sub>H</sub>		FD0000 <sub>H</sub>		FD0000 <sub>H</sub>	
FCFFFF <sub>H</sub>	ROM (FC bank)	FCFFFF <sub>H</sub>	ROM (FC bank)	FCFFFF <sub>H</sub>	
FC0000 <sub>H</sub>		FC0000 <sub>H</sub>		FC0000 <sub>H</sub>	
FBFFFF <sub>H</sub>	ROM (FB bank)			FBFFFF <sub>H</sub>	ROM (FB bank)
FB0000 <sub>H</sub>				FB0000 <sub>H</sub>	
FAFFFF <sub>H</sub>	ROM (FA bank)			FAFFFF <sub>H</sub>	ROM (FA bank)
FA0000 <sub>H</sub>				FA0000 <sub>H</sub>	
F9FFFF <sub>H</sub>	ROM (F9 bank)			F9FFFF <sub>H</sub>	ROM (F9 bank)
F90000 <sub>H</sub>				F90000 <sub>H</sub>	
00FFFF <sub>H</sub>	ROM	00FFFF <sub>H</sub>	ROM	00FFFF <sub>H</sub>	ROM
004000 <sub>H</sub>	(Image of FF bank)	004000 <sub>H</sub>	(Image of FF bank)	004000 <sub>H</sub>	(Image of FF bank)
0028FF <sub>H</sub>	RAM 2K			0028FF <sub>H</sub>	RAM 2K
002100 <sub>H</sub>				002100 <sub>H</sub>	
0020FF <sub>H</sub>				0020FF <sub>H</sub>	
001FFF <sub>H</sub>	Peripheral	001FFF <sub>H</sub>	Peripheral	001FFF <sub>H</sub>	Peripheral
001900 <sub>H</sub>		001900 <sub>H</sub>		001900 <sub>H</sub>	
0018FF <sub>H</sub>		0018FF <sub>H</sub>		0018FF <sub>H</sub>	
	RAM 6K		RAM 6K		RAM 6K
000100 <sub>H</sub>		000100 <sub>H</sub>		000100 <sub>H</sub>	
0000BF <sub>H</sub>	Peripheral	0000BF <sub>H</sub>	Peripheral	0000BF <sub>H</sub>	Peripheral
000000 <sub>H</sub>		000000 <sub>H</sub>		000000 <sub>H</sub>	

Note: : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access 00C000<sub>H</sub>, the contents of the ROM at FFC000<sub>H</sub> are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000<sub>H</sub> to FFFFFFF<sub>H</sub> looks, therefore, as if it were the image for 004000<sub>H</sub> to 00FFFF<sub>H</sub>. Thus, it is recommended that the ROM data table be stored in the area of FF4000<sub>H</sub> to FFFFFFF<sub>H</sub>.

Address	Register	Abbreviation	Access	Peripheral	Initial value
28 <sub>H</sub>	Serial Mode Control Register 2	UMC2	R/W	UART2	0 0 0 0 0 1 0 0 <sub>B</sub>
29 <sub>H</sub>	Serial Status Register 2	USR2	R/W		0 0 0 1 0 0 0 0 <sub>B</sub>
2A <sub>H</sub>	Serial Input/Output Data Register 2	UIDR2/UODR2	R/W		XXXXXXXX <sub>B</sub>
2B <sub>H</sub>	Rate and Data Register 2	URD2	R/W		0 0 0 0 0 0 0 X <sub>B</sub>
2C <sub>H</sub>	Serial Mode Control Register (low-order)	SMCS	R/W	Serial I/O	_ _ _ _ 0 0 0 0 <sub>B</sub>
2D <sub>H</sub>	Serial Mode Control Register (high-order)	SMCS	R/W		0 0 0 0 0 0 1 0 <sub>B</sub>
2E <sub>H</sub>	Serial Data Register	SDR	R/W		XXXXXXXX <sub>B</sub>
2F <sub>H</sub>	Edge Selector Register	SES	R/W		_ _ _ _ _ 0 <sub>B</sub>
30 <sub>H</sub>	External Interrupt Enable Register	ENIR	R/W	External Interrupt	0 0 0 0 0 0 0 0 <sub>B</sub>
31 <sub>H</sub>	External Interrupt Request Register	EIRR	R/W		XXXXXXXX <sub>B</sub>
32 <sub>H</sub>	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
33 <sub>H</sub>	External Interrupt Level Register	ELVR	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
34 <sub>H</sub>	A/D Control Status Register 0	ADCS0	R/W	A/D Converter	0 0 0 0 0 0 0 0 <sub>B</sub>
35 <sub>H</sub>	A/D Control Status Register 1	ADCS1	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
36 <sub>H</sub>	A/D Data Register 0	ADCR0	R		XXXXXXXX <sub>B</sub>
37 <sub>H</sub>	A/D Data Register 1	ADCR1	R/W		0 0 0 0 1 0 XX <sub>B</sub>
38 <sub>H</sub>	PPG0 Operation Mode Control Register	PPGC0	R/W	16-bit Programmable Pulse Generator 0/1	0 _ 0 0 0 _ _ 1 <sub>B</sub>
39 <sub>H</sub>	PPG1 Operation Mode Control Register	PPGC1	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
3A <sub>H</sub>	PPG0,1 Output Pin Control Register	PPG01	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
3B <sub>H</sub>	Reserved				
3C <sub>H</sub>	PPG2 Operation Mode Control Register	PPGC2	R/W	16-bit Programmable Pulse Generator 2/3	0 _ 0 0 0 _ _ 1 <sub>B</sub>
3D <sub>H</sub>	PPG3 Operation Mode Control Register	PPGC3	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
3E <sub>H</sub>	PPG2,3 Output Pin Control Register	PPG23	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
3F <sub>H</sub>	Reserved				
40 <sub>H</sub>	PPG4 Operation Mode Control Register	PPGC4	R/W	16-bit Programmable Pulse Generator 4/5	0 _ 0 0 0 _ _ 1 <sub>B</sub>
41 <sub>H</sub>	PPG5 Operation Mode Control Register	PPGC5	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
42 <sub>H</sub>	PPG4,5 Output Pin Control Register	PPG45	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
43 <sub>H</sub>	Reserved				
44 <sub>H</sub>	PPG6 Operation Mode Control Register	PPGC6	R/W	16-bit Programmable Pulse Generator 6/7	0 _ 0 0 0 _ _ 1 <sub>B</sub>
45 <sub>H</sub>	PPG7 Operation Mode Control Register	PPGC7	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
46 <sub>H</sub>	PPG6,7 Output Pin Control Register	PPG67	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
47 <sub>H</sub>	Reserved				

(Continued)



Address	Register	Abbreviation	Access	Peripheral	Initial value
48 <sub>H</sub>	PPG8 Operation Mode Control Register	PPGC8	R/W	16-bit Programmable Pulse Generator 8/9	0 _ 0 0 0 _ _ 1 <sub>B</sub>
49 <sub>H</sub>	PPG9 Operation Mode Control Register	PPGC9	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
4A <sub>H</sub>	PPG8,9 Output Pin Control Register	PPG89	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
4B <sub>H</sub>	Reserved				
4C <sub>H</sub>	PPGA Operation Mode Control Register	PPGCA	R/W	16-bit Programmable Pulse Generator A/B	0 _ 0 0 0 _ _ 1 <sub>B</sub>
4D <sub>H</sub>	PPGB Operation Mode Control Register	PPGCB	R/W		0 _ 0 0 0 0 0 1 <sub>B</sub>
4E <sub>H</sub>	PPGA,B Output Pin Control Register	PPGAB	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
4F <sub>H</sub>	Reserved				
50 <sub>H</sub>	Timer Control Status Register 0 (low-order)	TMCSR0	R/W	16-bit Reload Timer 0	0 0 0 0 0 0 0 0 <sub>B</sub>
51 <sub>H</sub>	Timer Control Status Register 0 (high-order)	TMCSR0	R/W		_ _ _ _ 0 0 0 0 <sub>B</sub>
52 <sub>H</sub>	Timer Control Status Register 1 (low-order)	TMCSR1	R/W	16-bit Reload Timer 1	0 0 0 0 0 0 0 0 <sub>B</sub>
53 <sub>H</sub>	Timer Control Status Register 1 (high-order)	TMCSR1	R/W		_ _ _ _ 0 0 0 0 <sub>B</sub>
54 <sub>H</sub>	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0 0 0 0 0 0 0 0 <sub>B</sub>
55 <sub>H</sub>	Input Capture Control Status Register 2/3	ICS23	R/W	Input Capture 2/3	0 0 0 0 0 0 0 0 <sub>B</sub>
56 <sub>H</sub>	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	0 0 0 0 0 0 0 0 <sub>B</sub>
57 <sub>H</sub>	Reserved				
58 <sub>H</sub>	Output Compare Control Status Register 0	OCS0	R/W	Output Compare 0/1	0 0 0 0 _ _ 0 0 <sub>B</sub>
59 <sub>H</sub>	Output Compare Control Status Register 1	OCS1	R/W		_ _ _ 0 0 0 0 0 <sub>B</sub>
5A <sub>H</sub>	Output Compare Control Status Register 2	OCS2	R/W	Output Compare 2/3	0 0 0 0 _ _ 0 0 <sub>B</sub>
5B <sub>H</sub>	Output Compare Control Status Register 3	OCS3	R/W		_ _ _ 0 0 0 0 0 <sub>B</sub>
5C <sub>H</sub>	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0 0 0 0 _ _ 0 0 <sub>B</sub>
5D <sub>H</sub>	Output Compare Control Status Register 5	OCS5	R/W		_ _ _ 0 0 0 0 0 <sub>B</sub>
5E <sub>H</sub>	Sound Control Register (low-order)	SGCR	R/W	Sound Generator	0 0 0 0 0 0 0 0 <sub>B</sub>
5F <sub>H</sub>	Sound Control Register (high-order)	SGCR	R/W		0 _ _ _ _ _ 0 <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	R/W	Interrupt controller	0 0 0 0 0 1 1 1 <sub>B</sub>
B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BA <sub>H</sub>	Interrupt Control Register 10	ICR10	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BB <sub>H</sub>	Interrupt Control Register 11	ICR11	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BC <sub>H</sub>	Interrupt Control Register 12	ICR12	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BD <sub>H</sub>	Interrupt Control Register 13	ICR13	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BE <sub>H</sub>	Interrupt Control Register 14	ICR14	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
BF <sub>H</sub>	Interrupt Control Register 15	ICR15	R/W		0 0 0 0 0 1 1 1 <sub>B</sub>
C0 <sub>H</sub> to FF <sub>H</sub>	Reserved				
1900 <sub>H</sub>	Reload L Register	PRLL0	R/W	16-bit Programmable Pulse Generator 0/1	XXXXXXXX <sub>B</sub>
1901 <sub>H</sub>	Reload H Register	PRLH0	R/W		XXXXXXXX <sub>B</sub>
1902 <sub>H</sub>	Reload L Register	PRLL1	R/W		XXXXXXXX <sub>B</sub>
1903 <sub>H</sub>	Reload H Register	PRLH1	R/W		XXXXXXXX <sub>B</sub>
1904 <sub>H</sub>	Reload L Register	PRLL2	R/W	16-bit Programmable Pulse Generator 2/3	XXXXXXXX <sub>B</sub>
1905 <sub>H</sub>	Reload H Register	PRLH2	R/W		XXXXXXXX <sub>B</sub>
1906 <sub>H</sub>	Reload L Register	PRLL3	R/W		XXXXXXXX <sub>B</sub>
1907 <sub>H</sub>	Reload H Register	PRLH3	R/W		XXXXXXXX <sub>B</sub>
1908 <sub>H</sub>	Reload L Register	PRLL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX <sub>B</sub>
1909 <sub>H</sub>	Reload H Register	PRLH4	R/W		XXXXXXXX <sub>B</sub>
190A <sub>H</sub>	Reload L Register	PRLL5	R/W		XXXXXXXX <sub>B</sub>
190B <sub>H</sub>	Reload H Register	PRLH5	R/W		XXXXXXXX <sub>B</sub>
190C <sub>H</sub>	Reload L Register	PRLL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXX <sub>B</sub>
190D <sub>H</sub>	Reload H Register	PRLH6	R/W		XXXXXXXX <sub>B</sub>
190E <sub>H</sub>	Reload L Register	PRLL7	R/W		XXXXXXXX <sub>B</sub>
190F <sub>H</sub>	Reload H Register	PRLH7	R/W		XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Peripheral	Initial value
1930 <sub>H</sub>	Output Compare Register 0 (low-order)	OCCP0	R/W	Output Compare 0/1	XXXXXXXX <sub>B</sub>
1931 <sub>H</sub>	Output Compare Register 0 (high-order)	OCCP0	R/W		XXXXXXXX <sub>B</sub>
1932 <sub>H</sub>	Output Compare Register 1 (low-order)	OCCP1	R/W		XXXXXXXX <sub>B</sub>
1933 <sub>H</sub>	Output Compare Register 1 (high-order)	OCCP1	R/W		XXXXXXXX <sub>B</sub>
1934 <sub>H</sub>	Output Compare Register 2 (low-order)	OCCP2	R/W	Output Compare 2/3	XXXXXXXX <sub>B</sub>
1935 <sub>H</sub>	Output Compare Register 2 (high-order)	OCCP2	R/W		XXXXXXXX <sub>B</sub>
1936 <sub>H</sub>	Output Compare Register 3 (low-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>
1937 <sub>H</sub>	Output Compare Register 3 (high-order)	OCCP3	R/W		XXXXXXXX <sub>B</sub>
1938 <sub>H</sub>	Output Compare Register 4 (low-order)	OCCP4	R/W	Output Compare 4/5	XXXXXXXX <sub>B</sub>
1939 <sub>H</sub>	Output Compare Register 4 (high-order)	OCCP4	R/W		XXXXXXXX <sub>B</sub>
193A <sub>H</sub>	Output Compare Register 5 (low-order)	OCCP5	R/W		XXXXXXXX <sub>B</sub>
193B <sub>H</sub>	Output Compare Register 5 (high-order)	OCCP5	R/W		XXXXXXXX <sub>B</sub>
193C <sub>H</sub> to 193F <sub>H</sub>	Reserved				
1940 <sub>H</sub>	Timer 0/Reload Register 0 (low-order)	TMR0/TMRLR0	R/W	16-bit Reload Timer 0	XXXXXXXX <sub>B</sub>
1941 <sub>H</sub>	Timer 0/Reload Register 0 (high-order)	TMR0/TMRLR0	R/W		XXXXXXXX <sub>B</sub>
1942 <sub>H</sub>	Timer 1/Reload Register 1 (low-order)	TMR1/TMRLR1	R/W	16-bit Reload Timer 1	XXXXXXXX <sub>B</sub>
1943 <sub>H</sub>	Timer 1/Reload Register 1 (high-order)	TMR1/TMRLR1	R/W		XXXXXXXX <sub>B</sub>
1944 <sub>H</sub>	Timer Data Register (low-order)	TCDT	R/W	16-bit Free-run Timer	0 0 0 0 0 0 0 0 <sub>B</sub>
1945 <sub>H</sub>	Timer Data Register (high-order)	TCDT	R/W		0 0 0 0 0 0 0 0 <sub>B</sub>
1946 <sub>H</sub>	Frequency Data Register	SGFR	R/W	Sound Generator	XXXXXXXX <sub>B</sub>
1947 <sub>H</sub>	Amplitude Data Register	SGAR	R/W		XXXXXXXX <sub>B</sub>
1948 <sub>H</sub>	Decrement Grade Register	SGDR	R/W		XXXXXXXX <sub>B</sub>
1949 <sub>H</sub>	Tone Count Register	SGTR	R/W		XXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address	Register	Abbreviation	Access	Peripheral	Initial value
1FF0 <sub>H</sub>	Program Address Detection Register 0 (low-order)	PADR0	R/W	Address Match De- tection Function	XXXXXXXX <sub>B</sub>
1FF1 <sub>H</sub>	Program Address Detection Register 0 (middle-order)	PADR0	R/W		XXXXXXXX <sub>B</sub>
1FF2 <sub>H</sub>	Program Address Detection Register 0 (high-order)	PADR0	R/W		XXXXXXXX <sub>B</sub>
1FF3 <sub>H</sub>	Program Address Detection Register 1 (low-order)	PADR1	R/W		XXXXXXXX <sub>B</sub>
1FF4 <sub>H</sub>	Program Address Detection Register 1 (middle-order)	PADR1	R/W		XXXXXXXX <sub>B</sub>
1FF5 <sub>H</sub>	Program Address Detection Register 1 (high-order)	PADR1	R/W		XXXXXXXX <sub>B</sub>
1FF6 <sub>H</sub> to 1FFF <sub>H</sub>	Reserved				

Note: : Initial value of “ ” represents unused bit; “X” represents unknown value.

Addresses in the range 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results in reading “X”, and any write access should not be performed.

(Continued)

**List of Control Registers**

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001C00 <sub>H</sub>	001D00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 0---0-1 <sub>B</sub>
001C01 <sub>H</sub>	001D01 <sub>H</sub>				
001C02 <sub>H</sub>	001D02 <sub>H</sub>	Last event indicator register	LEIR	R/W	----- 000-0000 <sub>B</sub>
001C03 <sub>H</sub>	001D03 <sub>H</sub>				
001C04 <sub>H</sub>	001D04 <sub>H</sub>	Receive/transmit error counter	RTEC	R	00000000 00000000 <sub>B</sub>
001C05 <sub>H</sub>	001D05 <sub>H</sub>				
001C06 <sub>H</sub>	001D06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 11111111 <sub>B</sub>
001C07 <sub>H</sub>	001D07 <sub>H</sub>				
001C08 <sub>H</sub>	001D08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001C09 <sub>H</sub>	001D09 <sub>H</sub>				
001C0A <sub>H</sub>	001D0A <sub>H</sub>	Transmit RTR register	TRTRR	R/W	00000000 00000000 <sub>B</sub>
001C0B <sub>H</sub>	001D0B <sub>H</sub>				
001C0C <sub>H</sub>	001D0C <sub>H</sub>	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001C0D <sub>H</sub>	001D0D <sub>H</sub>				
001C0E <sub>H</sub>	001D0E <sub>H</sub>	Transmit interrupt enable register	TIER	R/W	00000000 00000000 <sub>B</sub>
001C0F <sub>H</sub>	001D0F <sub>H</sub>				
001C10 <sub>H</sub>	001D10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001C11 <sub>H</sub>	001D11 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
001C12 <sub>H</sub>	001D12 <sub>H</sub>				
001C13 <sub>H</sub>	001D13 <sub>H</sub>				
001C14 <sub>H</sub>	001D14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001C15 <sub>H</sub>	001D15 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001C16 <sub>H</sub>	001D16 <sub>H</sub>				
001C17 <sub>H</sub>	001D17 <sub>H</sub>				
001C18 <sub>H</sub>	001D18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
001C19 <sub>H</sub>	001D19 <sub>H</sub>				XXXXX--- XXXXXXXX <sub>B</sub>
001C1A <sub>H</sub>	001D1A <sub>H</sub>				
001C1B <sub>H</sub>	001D1B <sub>H</sub>				

(Continued)

Address		Register	Abbreviation	Access	Initial Value
CAN0	CAN1				
001A88 <sub>H</sub> to 001A8F <sub>H</sub>	001B88 <sub>H</sub> to 001B8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001A90 <sub>H</sub> to 001A97 <sub>H</sub>	001B90 <sub>H</sub> to 001B97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001A98 <sub>H</sub> to 001A9F <sub>H</sub>	001B98 <sub>H</sub> to 001B9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AA0 <sub>H</sub> to 001AA7 <sub>H</sub>	001BA0 <sub>H</sub> to 001BA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AA8 <sub>H</sub> to 001AAF <sub>H</sub>	001BA8 <sub>H</sub> to 001BAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AB0 <sub>H</sub> to 001AB7 <sub>H</sub>	001BB0 <sub>H</sub> to 001BB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AB8 <sub>H</sub> to 001ABF <sub>H</sub>	001BB8 <sub>H</sub> to 001BBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AC0 <sub>H</sub> to 001AC7 <sub>H</sub>	001BC0 <sub>H</sub> to 001BC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AC8 <sub>H</sub> to 001ACF <sub>H</sub>	001BC8 <sub>H</sub> to 001BCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AD0 <sub>H</sub> to 001AD7 <sub>H</sub>	001BD0 <sub>H</sub> to 001BD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AD8 <sub>H</sub> to 001ADF <sub>H</sub>	001BD8 <sub>H</sub> to 001BDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AE0 <sub>H</sub> to 001AE7 <sub>H</sub>	001BE0 <sub>H</sub> to 001BE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AE8 <sub>H</sub> to 001AEF <sub>H</sub>	001BE8 <sub>H</sub> to 001BEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AF0 <sub>H</sub> to 001AF7 <sub>H</sub>	001BF0 <sub>H</sub> to 001BF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
001AF8 <sub>H</sub> to 001AFF <sub>H</sub>	001BF8 <sub>H</sub> to 001BFF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

**Notes:**

- For a peripheral module with two interrupt for a single interrupt number, both interrupt request flags are cleared by the EI<sup>2</sup>OS interrupt clear signal.
- At the end of EI<sup>2</sup>OS, the EI<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the EI<sup>2</sup>OS and in the meantime another interrupt flag is set by a hardware event, the later event is lost because the flag is cleared by the EI<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the EI<sup>2</sup>OS for this interrupt number.
- If EI<sup>2</sup>OS is enabled, EI<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt sources share the same EI<sup>2</sup>OS Descriptor which should be unique for each interrupt source. For this reason, when one interrupt source uses the EI<sup>2</sup>OS, the other interrupt should be disabled.

## 11. Electrical Characteristics

### 11.1 Absolute Maximum Ratings

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$AV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}$ *1
	AVRH, AVRL	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \geq AVRH/L$ , $AVRH \geq AVRL$ *1
	$DV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} \geq DV_{CC}$
Input voltage	$V_I$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Output voltage	$V_O$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*2
Max clamp current	$I_{CLAMP}$	-2.0	+2.0	mA	*6
Total Max clamp current	$\sum  I_{CLAMP} $	—	20	mA	*6
"L" level Max output current	$I_{OL1}$	—	15	mA	Normal output *3
"L" level avg. output current	$I_{OLAV1}$	—	4	mA	Normal output, average value *4
"L" level Max output current	$I_{OL2}$	—	40	mA	High current output *3
"L" level avg. output current	$I_{OLAV2}$	—	30	mA	High current output, average value *4
"L" level Max overall output current	$\sum I_{OL1}$	—	100	mA	Total normal output
"L" level Max overall output current	$\sum I_{OL2}$	—	330	mA	Total high current output
"L" level avg. overall output current	$\sum I_{OLAV1}$	—	50	mA	Total normal output, average value *5
"L" level avg. overall output current	$\sum I_{OLAV2}$	—	250	mA	Total high current output, average value *5
"H" level Max output current	$I_{OH1}$	—	-15	mA	Normal output *3
"H" level avg. output current	$I_{OHAV1}$	—	-4	mA	Normal output, average value *4
"H" level Max output current	$I_{OH2}$	—	-40	mA	High current output *3
"H" level avg. output current	$I_{OHAV2}$	—	-30	mA	High current output, average value *4
"H" level Max overall output current	$\sum I_{OH1}$	—	-100	mA	Total normal output
"H" level Max overall output current	$\sum I_{OH2}$	—	-330	mA	Total high current output
"H" level avg. overall output current	$\sum I_{OHAV1}$	—	-50	mA	Total normal output, average value *5
"H" level avg. overall output current	$\sum I_{OHAV2}$	—	-250	mA	Total high current output, average value *5
Power consumption	$P_D$	—	500	mW	MB90F594G, MB90F591G
		—	400	mW	MB90594G, MB90591G
Operating temperature	$T_A$	-40	+85	°C	
Storage temperature	$T_{STG}$	-55	+150	°C	

\*1 :  $AV_{CC}$ , AVRH, AVRL and  $DV_{CC}$  shall not exceed  $V_{CC}$ . AVRH and AVRL shall not exceed  $AV_{CC}$ .

Also, AVRL shall not exceed AVRH.

\*2 :  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3\text{V}$ .  $V_I$  should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating.

\*3 : The maximum output current is a peak value for a corresponding pin.

\*4 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

\*5 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

\*6 :

■ Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P95

■ Use within recommended operating conditions.

■ Use at DC voltage (current)


■ The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.

■ The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pins does not exceed rated values, either instantaneously or for prolonged periods.

■ Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.



- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits



Note: : Average output current = operating current × operating efficiency

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 11.2 Recommended Conditions

(V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value			Unit	Remarks	
		Min	Typ	Max			
Power supply voltage	V <sub>CC</sub> AV <sub>CC</sub>	4.5	5.0	5.5	V	Under normal operation	MB90V590G MB90F594G MB90594G
		3.0	—	5.5	V	Maintains RAM data in stop mode	
		4.75	5.0	5.25	V	Under normal operation	MB90F591G MB90591G
		3.0	—	5.25	V	Maintains RAM data in stop mode	
Smooth capacitor	C <sub>S</sub>	0.022	0.1	1.0	μF	*	
Operating temperature	T <sub>A</sub>	−40	—	+85	°C		

\* : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the V<sub>CC</sub> pin must have a capacitance value higher than C<sub>S</sub>.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 11.3 DC Characteristics

(MB90V590G, MB90F594G, MB90594G :  $V_{CC} = 5.0 V \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

(MB90F591G, MB90591G :  $V_{CC} = 5.0 V \pm 5\%$ ,  $V_{SS} = AV_{SS} = 0.0 V$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage	V <sub>IHS</sub>	CMOS hysteresis input	—	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> +0.3	V	
	V <sub>IHM</sub>	MD input	—	V <sub>CC</sub> − 0.3	—	V <sub>CC</sub> +0.3	V	
Input L voltage	V <sub>ILS</sub>	CMOS hysteresis input	—	V <sub>SS</sub> − 0.3	—	0.5V <sub>CC</sub>	V	
	V <sub>ILM</sub>	MD input	—	V <sub>SS</sub> − 0.3	—	V <sub>SS</sub> + 0.3	V	
	V <sub>ILR</sub>	$\overline{\text{RST}}$ , $\overline{\text{HST}}$	—	V <sub>SS</sub> − 0.3	—	0.2V <sub>CC</sub>	V	
Output H voltage	V <sub>OH1</sub>	Normal output	V <sub>CC</sub> = 4.5 V, I <sub>OH1</sub> = −4.0 mA	V <sub>CC</sub> − 0.5	—	—	V	
	V <sub>OH2</sub>	High current output	V <sub>CC</sub> = 4.5 V, I <sub>OH2</sub> = −30.0 mA	V <sub>CC</sub> − 0.5	—	—	V	
Output L voltage	V <sub>OL1</sub>	Normal output	V <sub>CC</sub> = 4.5 V, I <sub>OL1</sub> = 4.0 mA	—	—	0.4	V	
	V <sub>OL2</sub>	High current output	V <sub>CC</sub> = 4.5 V, I <sub>OL2</sub> = 30.0 mA	—	—	0.5	V	
Input leak current	I <sub>IL</sub>	—	V <sub>CC</sub> = 5.5 V, V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	−5	—	5	μA	
Analog input leak current	I <sub>IAL</sub>	AN0 to AN7	V <sub>CC</sub> = 5.5 V, AV <sub>SS</sub> < V <sub>I</sub> < AV <sub>CC</sub>	−1	—	1	μA	
Power supply current *	I <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V±10%, Internal frequency : 16 MHz, At normal operation.	—	37	60	mA	MB90594G
				—	50	80	mA	MB90F594G
				—	50	80	mA	MB90F591G
				—	45	60	mA	MB90591G
	I <sub>CCS</sub>		V <sub>CC</sub> = 5.0 V±10%, Internal frequency : 16 MHz, At Sleep mode.	—	13	20	mA	MB90594G
				—	15	23	mA	MB90F594G
				—	15	23	mA	MB90F591G
				—	15	23	mA	MB90591G
	I <sub>CTS</sub>		V <sub>CC</sub> = 5.0 V±10%, Internal frequency : 2 MHz, At Timer mode	—	0.3	0.6	mA	MB90594G
				—	0.35	0.6	mA	MB90F594G
				—	0.35	0.6	mA	MB90F591G
				—	0.35	0.6	mA	MB90591G
	I <sub>CCH</sub>		V <sub>CC</sub> = 5.0 V±10%, At Stop mode, T <sub>A</sub> = 25°C	—	5	20	μA	MB90594G
				—	5	20	μA	MB90F594G
				—	5	20	μA	MB90F591G
				—	5	20	μA	MB90591G

\* : The power supply current testing conditions are when using the external clock.

(Continued)

#### 11.4.4 UART0/1/2, Serial I/O Timing

(MB90V590G, MB90F594G, MB90594G :  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )

(MB90F591G, MB90591G :  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ )


Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal clock operation output pins are $C_L = 80 \text{ pF}$ + 1 TTL.	8 $t_{CP}^*$	—	ns	
SCK $\downarrow \Rightarrow$ SOT delay time	$t_{SLOV}$	SCK0 to SCK3, SOT0 to SOT3		-80	80	ns	
Valid SIN $\Rightarrow$ SCK $\uparrow$	$t_{IVSH}$	SCK0 to SCK3, SIN0 to SIN3		100	—	ns	
SCK $\uparrow \Rightarrow$ Valid SIN hold time	$t_{SHIX}$	SCK0 to SCK3, SIN0 to SIN3		60	—	ns	
Serial clock "H" pulse width	$t_{SHSL}$	SCK0 to SCK3	External clock operation output pins are $C_L = 80 \text{ pF}$ + 1 TTL.	4 $t_{CP}$	—	ns	
Serial clock "L" pulse width	$t_{SLSH}$	SCK0 to SCK3		4 $t_{CP}$	—	ns	
SCK $\downarrow \Rightarrow$ SOT delay time	$t_{SLOV}$	SCK0 to SCK3, SOT0 to SOT3		—	150	ns	
Valid SIN $\Rightarrow$ SCK $\uparrow$	$t_{IVSH}$	SCK0 to SCK3, SIN0 to SIN3		60	—	ns	
SCK $\uparrow \Rightarrow$ Valid SIN hold time	$t_{SHIX}$	SCK0 to SCK3, SIN0 to SIN3		60	—	ns	

\* :  $t_{CP}$  is the machine cycle (Unit : ns)


Notes:

- AC characteristic in CLK synchronized mode.
- $C_L$  is load capacity value of pins when testing.

##### • Internal Shift Clock Mode



(Continued)




### 11.7 Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions, :

- Output impedance values of the external circuit of 15 kΩ or lower are recommended.
  - When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimize the effect of voltage distribution between the external capacitor and internal capacitor.
- When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = 4.00 μs @ machine clock of 16 MHz).



#### • Equipment of analog input circuit model





Note : Listed values must be considered as standards.

## 12. Example Characteristics

### ■ “H” Level Output Voltage



### ■ “L” Level Output



### ■ “H” Level Input Voltage/“L” Level Input Voltage (Hysteresis Input)

