

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-WFQFN Exposed Pad
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/m054zbn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NuMicro[™] M052/M054BN Datasheet

nuvoTon

6.8 Timer	Controller	·····45 ·····45
6.8.2	Features:	
6.9 Watcl	ndog Timer (WDT)	46
6.9.1	Overview	46
6.9.2	Features	47
6.10 UAR	T Interface Controller (UART)	48
6.10.1		
0.10.2	realities (150)	
6.11 Anal	og-to-Digital Converter (ADC) ······	
6.11.2	Features	
6 12 Evte	rnal Bus Interface (FBI)	
6.12.1	Overview	
6.12.2	Features	52
6.13 Flas	h Memory Controller (FMC)	53
6.13.1	Overview	53
6.13.2	Features	53
7 TYPIC	AL APPLICATION CIRCUIT	
8 ELECT		
8.1 Absol	ute Maximum Ratings	55
8.2 DC E	ectrical Characteristics	56
8.3 AC EI	ectrical Characteristics	60
8.3.1	External Crystal	60
8.3.1 8.3.2	External Crystal External Oscillator	60 60
8.3.1 8.3.2 8.3.3 8.3.4	External Crystal External Oscillator Typical Crystal Application Circuits	
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator	
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8 4 Analo	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator	60 60 61 62 62 63
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC	60 60 61 62 62 62 63 63
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management	60 60 61 62 62 63 63 63 64
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LOO & Power management	60 60 61 62 62 63 63 63 64 65 65
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LDO & Power management Specification of LOO & Power management Specification of LOO & Power management Specification of Brown-Out Detector Specification of Brown-Out Detector	60 60 61 62 62 63 63 63 63 64 65 65 65
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LOO & Power management Specification of LOW Voltage Reset Specification of Brown-Out Detector Specification of Power-On Reset (5V) Specification of Temperature Sensor	60 60 61 62 62 63 63 63 63 64 65 65 65 65 66
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.4.7	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LDO & Power management Specification of LOO & Voltage Reset Specification of Brown-Out Detector Specification of Power-On Reset (5V) Specification of Temperature Sensor Specification of Comparator	60 60 61 62 62 63 63 63 63 63 63 63 63 63 63 64 65 65 65 65 65 66 66 66
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.4.7 8.5 Flash	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LOO & Power management Specification of LOO & Power management Specification of Brown-Out Detector Specification of Brown-Out Detector Specification of Power-On Reset (5V) Specification of Temperature Sensor Specification of Comparator	60 60 61 62 62 63 63 63 63 63 64 65 65 65 65 65 65 65 65 65 66 66 66 67
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.4.7 8.5 Flash 9 PACK	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LOO & Power management Specification of LOO & Power management Specification of Brown-Out Detector Specification of Brown-Out Detector Specification of Power-On Reset (5V) Specification of Temperature Sensor Specification of Comparator DC Electrical Characteristics	60 60 61 62 62 63 63 63 63 63 64 65 65 65 65 65 65 66 66 66 67 68
8.3.1 8.3.2 8.3.3 8.3.4 8.3.5 8.4 Analo 8.4.1 8.4.2 8.4.3 8.4.4 8.4.5 8.4.6 8.4.7 8.5 Flash 9 PACK/ 9.1 LQFF	External Crystal External Oscillator Typical Crystal Application Circuits Internal 22.1184 MHz RC Oscillator Internal 10kHz RC Oscillator g Characteristics Specification of 12-bit SARADC Specification of LDO & Power management Specification of LOO & Power management Specification of LOO & Power management Specification of Brown-Out Detector Specification of Brown-Out Detector Specification of Power-On Reset (5V) Specification of Temperature Sensor Specification of Comparator DC Electrical Characteristics	60 60 61 62 62 63 63 63 63 63 63 63 64 65 65 65 65 65 66 66 66 67 68

2 FEATURES

- Core
 - ARM[®] Cortex[™]-M0 core runs up to 50 MHz.
 - One 24-bit system timer.
 - Supports low power sleep-mode.
 - A single-cycle 32-bit hardware multiplier.
 - NVIC for the 32 interrupt inputs, each with 4-levels of priority.
 - Supports Serial Wire Debug (SWD) interface and 2 watchpoints/4 breakpoints.
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
 - 8KB/16KB Flash memory for program memory (APROM)
 - 4KB Flash memory for data memory (DataFlash)
 - 4KB Flash memory for loader (LDROM)
 - 4KB SRAM for internal scratch-pad RAM (SRAM)
- Clock Control
 - Programmable system clock source
 - 4~24 MHz external crystal input
 - 22.1184 MHz internal oscillator (trimmed to 3% accuracy)
 - 10 kHz low-power oscillator for Watchdog Timer and wake-up in sleep mode
 - PLL allows CPU operation up to the maximum 50MHz
- I/O Port
 - Up to 40 general-purpose I/O (GPIO) pins for LQFP-48 package
 - Four I/O modes:
 - Quasi bi-direction
 - Push-Pull output

- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- Programmable clocks allow versatile rate control.
- Supports multiple address recognition (four slave address with mask option)
- ADC
 - 12-bit SAR ADC with 760k SPS
 - Up to 8-ch single-ended input or 4-ch differential input
 - Supports single mode/burst mode/single-cycle scan mode/continuous scan mode
 - Supports 2' complement/un-signed format in differential mode conversion result
 - Each channel with an individual result register
 - Supports conversion value monitoring (or comparison) for threshold voltage detection
 - Conversion can be started either by software trigger or external pin trigger
- Analog Comparator
 - Up to 2 comparator analog modules
 - External input or internal band gap voltage selectable at negative node
 - Interrupt when compare result change
 - Power down wake up
- EBI (External Bus Interface) for external memory-mapped device access
 - Accessible space: 64KB in 8-bit mode or 128KB in 16-bit mode
 - Supports 8-bit/16-bit data width
 - Supports byte-write in 16-bit data width
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- One built-in temperature sensor with 1°C resolution
- Brown-Out Detector
 - With 4 levels: 4.3V/3.7V/2.7V/2.2V

Publication Release Date: Mar. 19, 2012 Revision V1.01

- 11 -

3 BLOCK DIAGRAM



Figure 3-1 NuMicro™ M051 Series Block Diagram

4 SELECTION TABLE

NuMicro M051[™] Series Selection Guide

Part number		PAM	Data		1/0	Timer	Con	nectiv	ity	COMP	D///M	ADC	ERI	ISP	Package
Fart number	AFROM	NAW!	Flash	LDROW	10	TITLE	UART	SPI	I2C		FVVIVI	ADC	СЫ	ICP	Гаскауе
M052LBN	8KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	v	v	LQFP48
M052ZBN	8KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		v	QFN33
M054LBN	16KB	4KB	4KB	4KB	40	4x32-bit	2	2	1	2	8	8X12-bit	v	v	LQFP48
M054ZBN	16KB	4KB	4KB	4KB	24	4x32-bit	2	1	1	2	5	8X12-bit		v	QFN33

Table 4-1 NuMicro™ M051 Series Product Selection Guide





Publication Release Date: Mar. 19, 2012 Revision V1.01

- 14 -

6 FUNCTIONAL DESCRIPTION

6.1 ARM® Cortex[™]-M0 Core

The Cortex[™]-M0 processor is a configurable, multistage, 32-bit RISC processor. It has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processor. The profile supports two modes -Thread and Handler modes. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset, and can be entered as a result of an exception return. Figure 6-1 shows the functional controller of processor.



Figure 6-1 Functional Block Diagram

The implemented device provides:

A low gate count processor the features:

- The ARMv6-M Thumb[®] instruction set.
- Thumb-2 technology.
- ARMv6-M compliant 24-bit SysTick timer.
- A 32-bit hardware multiplier.
- The system interface supports little-endian data accesses.
- The ability to have deterministic, fixed-latency, interrupt handling.

Publication Release Date: Mar. 19, 2012

- 21 -

- Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling.
- C Application Binary Interface compliant exception model. This is the ARMv6-M, C Application Binary Interface(C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers.
- Low power sleep-mode entry using Wait For Interrupt (WFI), Wait For Event(WFE) instructions, or the return from interrupt sleep-on-exit feature.

NVIC features:

- 32 external interrupt inputs, each with four levels of priority.
- Dedicated non-Maskable Interrupt (NMI) input.
- Support for both level-sensitive and pulse-sensitive interrupt lines
- Wake-up Interrupt Controller (WIC), supports ultra-low power sleep mode.

Debug support:

- Four hardware breakpoints.
- Two watchpoints.
- Program Counter Sampling Register (PCSR) for non-intrusive code profiling.
- Single step and vector catch capabilities.

Bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory.
- Single 32-bit slave port that supports the DAP (Debug Access Port).

6.2.4 Whole System Memory Map

NuMicro M051[™] series provides a 4G-byte address space. The memory locations assigned to each on-chip modules are shown in Table 6-1. The detailed register memory addressing and programming will be described in the following sections for1 individual on-chip peripherals. NuMicro M051[™] series only supports little-endian data format.

Address Space	Token	Modules
Flash & SRAM Memory Space		
0x0000_0000 – 0x0000_FFFF	FLASH_BA	FLASH Memory Space (64KB)
0x2000_0000 - 0x2000_0FFF	SRAM_BA	SRAM Memory Space (4KB)
EBI Space (0x6000_0000 ~ 0x6001_	FFFF)	
0x6000_0000 – 0x6001_FFFF	EBI_BA	External Memory Space (128KB)
AHB Modules Space (0x5000_0000	– 0x501F_FFFF)	
0x5000_0000 – 0x5000_01FF	GCR_BA	System Global Control Registers
0x5000_0200 – 0x5000_02FF	CLK_BA	Clock Control Registers
0x5000_0300 – 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers
0x5000_4000 – 0x5000_7FFF	GPIO_BA	GPIO (P0~P4) Control Registers
0x5000_C000 – 0x5000_FFFF	FMC_BA	Flash Memory Control Registers
0x5001_0000 – 0x5001_03FF	EBI_CTL_BA	EBI Control Registers (128KB)
APB Modules Space (0x4000_0000	~ 0x400F_FFFF)	
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watch-Dog Timer Control Registers
0x4001_0000 – 0x4001_3FFF	TMR01_BA	Timer0/Timer1 Control Registers
0x4002_0000 – 0x4002_3FFF	I2C_BA	I ² C Interface Control Registers
0x4003_0000 – 0x4003_3FFF	SPI0_BA	SPI0 with master/slave function Control Registers
0x4003_4000 – 0x4003_7FFF	SPI1_BA	SPI1 with master/slave function Control Registers
0x4004_0000 – 0x4004_3FFF	PWMA_BA	PWM0/1/2/3 Control Registers

clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used as a Real Time Operating System (RTOS) tick timer or as a simple counter.

When system timer is enabled, it will count down from the value in the SysTick Current Value Register (SYST_CVR) to zero, and reload (wrap) to the value in the SysTick Reload Value Register (SYST_RVR) on the next clock edge, then decrement on subsequent clocks. When the counter transitions to zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

The SYST_CVR value is UNKNOWN on reset. Software should write to the register to clear it to zero before enabling the feature. This ensures the timer will count from the SYST_RVR value rather than an arbitrary value when it is enabled.

If the SYST_RVR is zero, the timer will be maintained with a current value of zero after it is reloaded with this value. This mechanism can be used to disable the feature independently from the timer enable bit.

For more detailed information, please refer to the documents "ARM® Cortex[™]-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".



6.4.1.3 Open-Drain Mode Explanation

Set Px_PMD(PMDn[1:0]) to 2'b10 the Px[n] pin is in Open-Drain mode and the I/O pin supports digital output function but only with sink current capability, an additional pull-up resister is needed for driving high state. If the bit value in the corresponding bit [n] of Px_DOUT is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of Px_DOUT is "1", the pin output drives high that is controlled by the internal pull-up resistor or the external pull high resistor.



6.4.1.4 Quasi-bidirectional Mode Explanation

Set Px_PMD(PMDn[1:0]) to 2'b11 the Px[n] pin is in Quasi-bidirectional mode and the I/O pin supports digital output and input function at the same time but the source current is only up to hundreds uA. Before the digital input function is performed the corresponding bit in Px_DOUT must be set to 1. The quasi-bidirectional output is common on the 80C51 and most of its derivatives. If the bit value in the corresponding bit [n] of Px_DOUT is "0", the pin drive a "low" output on the pin. If the bit value in the corresponding bit [n] of Px_DOUT is "1", the pin will check the pin value. If pin value is high, no action takes. If pin state is low, then pin will drive strong high with 2 clock cycles on the pin and then disable the strong output drive and then the pin status is control by internal pull-up resistor. Note that the source current capability in quasi-bidirectional mode is only about 200uA to 30uA for V_{DD} is form 5.0V to 2.5V



- 38 -

Publication Release Date: Mar. 19, 2012 Revision V1.01

6.8 Timer Controller

6.8.1 Overview

NuMicro M051[™] series timer controller includes four 32-bit timers, which allows user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, event counting, interval measurement, clock generation, delay timing, and so on. The timer can generates an interrupt signal upon timeout, or provide the current counting value during operation.

6.8.2 Features:

- 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Time out period = (Period of timer clock input) * (8-bit pre-scale counter + 1) * (24-bit TCMP)
- Maximum counting cycle time = $(1 / T MHz) * (2^8) * (2^{24})$, T is the period of timer clock
- 24-bit timer value is readable through TDR (Timer Data Register)
- Support event counting function to count the event from external pin
- Support input capture function to capture or reset counter value

- 45 -

nuvoton

6.10 UART Interface Controller (UART)

NuMicro M051[™] series provides two channels of Universal Asynchronous Receiver/Transmitters (UART). UART0~1 performs Normal Speed UART, and support flow control function.

6.10.1 **Overview**

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR Function, LIN master/slave mode function and RS-485 mode functions. Each UART channel supports seven types of interrupts including transmitter FIFO empty interrupt (INT THRE), receiver threshold level reaching interrupt (INT RDA), line status interrupt (parity error or framing error or break interrupt) (INT_RLS), receiver buffer time out interrupt (INT_TOUT), MODEM/Wakeup status interrupt (INT MODEM), Buffer error interrupt (INT BUF ERR) and LIN receiver break field detected interrupt (INT LIN RX BREAK).

The UART0 and UART1 are built-in with a 16-byte transmitter FIFO (TX_FIFO) and a 16-byte receiver FIFO (RX FIFO) that reduces the number of interrupts presented to the CPU. The CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 3 error conditions (parity error, framing error, break interrupt) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing clock input by divisors to produce the serial clock that transmitter and receiver need. The baud rate equation is Baud Rate = UART CLK / M * [BRD + 2], where M and BRD are defined in Baud Rate Divider Register (UA BAUD). Table 6-3 lists the equations in the various conditions and Table 6-4 list the UART baud rate setting table.

	Mode	DIV_X_EN	DIV_X_ONE	Divider X	BRD	м	Baud rate equation
	0	0	0	В	А	16	UART_CLK / [16 * (A+2)]
	1	1	0	В	А	B+1	UART_CLK / [(B+1) * (A+2)] , B must >= 8
-Ste	2	1	1	Don't care	А	1	UART_CLK / (A+2), A must >=3
				Table 6-3	UAR ⁻	T Bau	d Rate Equation
						- 48 -	Publication Release Date: Mar. 19, 2012 Revision V1.01

The alternate function of UART controllers is LIN (Local Interconnect Network) function. The LIN mode is selected by setting UA_FUN_SEL [1:0] = '01'. In LIN mode, one start bit and 8-bit data format with 1-bit stop bit are required in accordance with the LIN standard.

Another alternate function of UART controllers is RS-485 9 bit mode function, and direction control provided by RTS pin or can program GPIO (P0.3 for RTS0 and P0.1 for RTS1) to implement the function by software. The RS-485 mode is selected by setting the UA_FUN_SEL register to select RS-485 function. The RS-485 driver control is implemented by using the RTS control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are same as UART.

6.10.2 Features

- Full duplex, asynchronous communications
- Separate receive / transmit 16/16 bytes entry FIFO for data payloads
- Support hardware auto flow control/flow control function (CTS, RTS) and programmable RTS flow control trigger level
- Programmable receiver buffer trigger level
- Support programmable baud-rate generator for each channel individually
- Support CTS wake up function
- Support 8 bit receiver buffer time out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA_TOR [DLY] register
- Support break error, frame error, parity error and receive / transmit buffer overflow detect function
- Fully programmable serial-interface characteristics
 - Programmable number of data bit, 5, 6, 7, 8 bit character
 - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
 - Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Support IrDA SIR function mode
 - Support for 3/16 bit duration for normal mode
- Support LIN function mode
 - Support LIN master/slave mode
 - Support programmable break generation function for transmitter
 - Support break detect function for receiver
- Support RS-485 function mode.
 - Support RS-485 9bit mode
 - Support hardware or software enable to program RTS pin to control RS-485 transmission direction directly

6.11 Analog-to-Digital Converter (ADC)

6.11.1 Overview

NuMicro M051[™] series contain one 12-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converter supports four operation modes: single, burst, single-cycle scan and continuous scan mode. The A/D converters can be started by software and external STADC/P3.2 pin.

6.11.2 Features

- Analog input voltage range: 0~AV_{DD} (Max to 5.0V).
- 12-bit resolution and 10-bit accuracy is guaranteed.
- Up to 8 single-end analog input channels or 4 differential analog input channels.
- Maximum ADC clock frequency is 16 MHz.
- Up to 760k SPS conversion rate.
- Four operating modes
 - Single mode: A/D conversion is performed one time on a specified channel.
 - Single-cycle scan mode: A/D conversion is performed one cycle on all specified channels with the sequence from the lowest numbered channel to the highest numbered channel.
 - Continuous scan mode: A/D converter continuously performs Single-cycle scan mode until software stops A/D conversion.
 - Burst mode: A/D conversion will sample and convert the specified single channel and sequentially store in FIFO.
- An A/D conversion can be started by
 - Software Write 1 to ADST bit
 - External pin STADC
- Conversion results are held in data registers for each channel with valid and overrun indicators.
- Conversion result can be compared with specify value and user can select whether to generate an interrupt when conversion result matches the compare register setting.

Channel 7 supports 3 input sources: external analog voltage, internal bandgap voltage, and internal temperature sensor output.

6.12 External Bus Interface (EBI)

6.12.1 Overview

NuMicro M051[™] series equips an external bus interface (EBI) for external device used.

To save the connections between external device and this chip, EBI support address bus and data bus multiplex mode. And, address latch enable (ALE) signal supported differentiate the address and data cycle.

6.12.2 Features

External Bus Interface has the following functions:

- 1. External devices with max. 64K-byte size (8 bit data width)/128K-byte (16 bit data width) supported
- 2. Variable external bus base clock (MCLK) supported
- 3. 8 bit or 16 bit data width supported
- 4. Variable data access time (tACC), address latch enable time (tALE) and address hold time (tAHD) supported
- 5. Address bus and data bus multiplex mode supported to save the address pins
- 6. Configurable idle cycle supported for different access condition: Write command finish (W2X), Read-to-Read (R2R)



ηυνοΤοη

7 TYPICAL APPLICATION CIRCUIT



ηυνοΤοη

8.2 DC Electrical Characteristics

(V_{DD} -V_{SS}=2.5~5.5V, TA = 25°C, F_{OSC} = 50 MHz unless otherwise specified.)

	0)/14		SPECIF	CATION		
PARAMETER	5111.	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Operation voltage	V _{DD}	2.5		5.5	V	V_{DD} =2.5V ~ 5.5V up to 50 MHz
LDO Output Voltage	V _{LDO}	1.7	1.8	1.9	V	$V_{DD} \ge 2.5V$
Band Gap Analog Input	V_{BG}	-5%	1.20	+5%	V	V _{DD} =2.5V ~ 5.5V
Analog Operating Voltage	AV_{DD}	0		V_{DD}	V	8 A
Analog Reference Voltage	Vref	0		AV_{DD}	V	22 OV
	IDD1		20.6		mA	V _{DD} = 5.5V@50MHz, enable all IP and PLL, XTAL=12MHz
Operating Current	IDD2		14.4		mA	V _{DD} =5.5V@50MHz, disable all IP and enable PLL, XTAL=12MHz
@ 50 MHz	IDD3		18.9		mA	V _{DD} = 3.3V@50MHz, enable all IP and PLL, XTAL=12MHz
	IDD4		12.8		mA	$V_{DD} = 3.3V@50MHz$, disable all IP and enable PLL, XTAL=12MHz
	IDD5		6.2		mA	$V_{DD} = 5.5V@22MHz$, enable all IP and IRC22M, disable PLL
Operating Current	IDD6		3.4		mA	V _{DD} =5.5V@22MHz, disable all IP and enable IRC22M, disable PLL
© 22Mhz	IDD7		6.1		mA	V_{DD} = 3.3V@22MHz, enable all IP and IRC22M, disable PLL
	IDD8		3.4		mA	V_{DD} = 3.3V@22MHz, disable all IP and enable IRC22M, disable PLL
No.	IDD9		5.3		mA	$V_{DD} = 5.5V@12MHz$, enable all IP and disable PLL, XTAL=12MHz
Operating Current Normal Run Mode @ 12Mhz	IDD10		3.7		mA	$V_{DD} = 5.5V@12MHz,$ disable all IP and disable PLL, XTAL=12MHz
St C	IDD11		4.0		mA	$V_{DD} = 3.3V@12MHz$, enable all IP and disable PLL, XTAL=12MHz

8.3 AC Electrical Characteristics

8.3.1 External Crystal



Note: Duty cycle is 50%.

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITION
Clock High Time	t _{CHCX}	20	-	-	nS	CON CO
Clock Low Time	t _{CLCX}	20	-	-	nS	ast.
Clock Rise Time	t _{CLCH}	-	-	10	nS	1022
Clock Fall Time	t _{CHCL}	-	-	10	nS	-0

8.3.2 External Oscillator

PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
V _{DD}	-	2.5	5	5.5	V
Operating current	12 MHz@ V _{DD} = 5V	-	1	-	mA

8.3.3 Typical Crystal Application Circuits

CRYSTAL	C1	C2
4 MHz ~ 24 MHz	Opti (Depend on crys	ional stal specification)



Figure 8-1 Typical Crystal Application Circuit



Analog Characteristics 8.4

8.4.1 **Specification of 12-bit SARADC**

+1.2	_		PARAMETER
+1.2	_	-	Resolution
- 333	-	DNL	Differential nonlinearity error
±1.2	-	INL	Integral nonlinearity error
+3	-	EO	Offset error
-4	-	EG	Gain error (Transfer gain)
Guara	-		Monotonic
	-	FADC	ADC clock frequency
13	-	TADC	Conversion time
-	-	FS	Sample rate
1.8	-	V _{LDO}	2
-	3	VADD	Supply voltage
0.5	-	IDD	
1.5	-	IDDA	Supply current (Avg.)
-	0	VIN	Input voltage range
5	-	CIN	Capacitance
Guara - 13 - 1.8 - 0.5 1.5 - 5	- - - 3 - - - 0 -	FADC TADC FS VLDO VADD IDD IDDA VIN CIN	onotonic ock frequency version time mple rate ply voltage current (Avg.) voltage range pacitance