




Welcome to [E-XFL.COM](#)


### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                        |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 48MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                               |
| Peripherals                | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT                                                                                                         |
| Number of I/O              | 40                                                                                                                                                      |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 8K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                            |
| Data Converters            | A/D 15x12b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 48-VFQFN Exposed Pad                                                                                                                                    |
| Supplier Device Package    | 48-QFN (7x7)                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl14z64vft4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl14z64vft4</a> |



**Figure 1. Functional block diagram**

## 2.2.1 Voltage and current operating requirements

**Table 5. Voltage and current operating requirements**

| Symbol             | Description                                                                                                                                                                                           | Min.                 | Max.                 | Unit | Notes |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------|----------------------|------|-------|
| $V_{DD}$           | Supply voltage                                                                                                                                                                                        | 1.71                 | 3.6                  | V    |       |
| $V_{DDA}$          | Analog supply voltage                                                                                                                                                                                 | 1.71                 | 3.6                  | V    | —     |
| $V_{DD} - V_{DDA}$ | $V_{DD}$ -to- $V_{DDA}$ differential voltage                                                                                                                                                          | −0.1                 | 0.1                  | V    | —     |
| $V_{SS} - V_{SSA}$ | $V_{SS}$ -to- $V_{SSA}$ differential voltage                                                                                                                                                          | −0.1                 | 0.1                  | V    | —     |
| $V_{IH}$           | Input high voltage <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li>• <math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>     | $0.7 \times V_{DD}$  | —                    | V    | —     |
|                    |                                                                                                                                                                                                       | $0.75 \times V_{DD}$ | —                    | V    |       |
| $V_{IL}$           | Input low voltage <ul style="list-style-type: none"> <li>• <math>2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}</math></li> <li>• <math>1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}</math></li> </ul>      | —                    | $0.35 \times V_{DD}$ | V    | —     |
|                    |                                                                                                                                                                                                       | —                    | $0.3 \times V_{DD}$  | V    |       |
| $V_{HYS}$          | Input hysteresis                                                                                                                                                                                      | $0.06 \times V_{DD}$ | —                    | V    | —     |
| $I_{ICIO}$         | IO pin negative DC injection current—single pin <ul style="list-style-type: none"> <li>• <math>V_{IN} &lt; V_{SS}-0.3\text{V}</math></li> </ul>                                                       | −3                   | —                    | mA   | 1     |
| $I_{ICcont}$       | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins <ul style="list-style-type: none"> <li>• Negative current injection</li> </ul> | −25                  | —                    | mA   | —     |
| $V_{ODPU}$         | Open drain pullup voltage level                                                                                                                                                                       | $V_{DD}$             | $V_{DD}$             | V    | 2     |
| $V_{RAM}$          | $V_{DD}$ voltage required to retain RAM                                                                                                                                                               | 1.2                  | —                    | V    | —     |

1. All I/O pins are internally clamped to  $V_{SS}$  through a ESD protection diode. There is no diode connection to  $V_{DD}$ . If  $V_{IN}$  greater than  $V_{IO\_MIN}$  ( $= V_{SS}-0.3\text{ V}$ ) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R = (V_{IO\_MIN} - V_{IN})/|I_{ICIO}|$ .
2. Open drain outputs must be pulled to  $V_{DD}$ .

## 2.2.2 LVD and POR operating requirements

**Table 6.  $V_{DD}$  supply LVD and POR operating requirements**

| Symbol     | Description                                                   | Min. | Typ. | Max. | Unit | Notes |
|------------|---------------------------------------------------------------|------|------|------|------|-------|
| $V_{POR}$  | Falling $V_{DD}$ POR detect voltage                           | 0.8  | 1.1  | 1.5  | V    | —     |
| $V_{LVDH}$ | Falling low-voltage detect threshold — high range (LVDV = 01) | 2.48 | 2.56 | 2.64 | V    | —     |
|            | Low-voltage warning thresholds — high range                   |      |      |      |      | 1     |

Table continues on the next page...

**Table 9. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                             | Temp.     | Typ.  | Max   | Unit | Note |
|-----------------------|-------------------------------------------------------------------------|-----------|-------|-------|------|------|
|                       |                                                                         | at 70 °C  | 5.71  | 7.75  | μA   |      |
|                       |                                                                         | at 85 °C  | 10    | 13.54 | μA   |      |
|                       |                                                                         | at 105 °C | 22.4  | 30.41 | μA   |      |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V                           | at 25 °C  | 1.22  | 1.6   | μA   | —    |
|                       |                                                                         | at 50 °C  | 2.25  | 2.31  | μA   |      |
|                       |                                                                         | at 70 °C  | 4.21  | 5.44  | μA   |      |
|                       |                                                                         | at 85 °C  | 7.37  | 9.44  | μA   |      |
|                       |                                                                         | at 105 °C | 16.6  | 21.76 | μA   |      |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V                           | at 25 °C  | 0.58  | 0.94  | μA   | —    |
|                       |                                                                         | at 50 °C  | 1.26  | 1.31  | μA   |      |
|                       |                                                                         | at 70 °C  | 2.53  | 3.33  | μA   |      |
|                       |                                                                         | at 85 °C  | 4.74  | 6.1   | μA   |      |
|                       |                                                                         | at 105 °C | 11.4  | 15.27 | μA   |      |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) at 3.0 V | at 25 °C  | 0.31  | 0.65  | μA   | —    |
|                       |                                                                         | at 50 °C  | 0.99  | 1.43  | μA   |      |
|                       |                                                                         | at 70 °C  | 2.25  | 3.01  | μA   |      |
|                       |                                                                         | at 85 °C  | 4.46  | 5.83  | μA   |      |
|                       |                                                                         | at 105 °C | 11.13 | 14.99 | μA   |      |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) at 3.0 V | at 25 °C  | 0.12  | 0.47  | μA   | 7    |
|                       |                                                                         | at 50 °C  | 0.8   | 1.24  | μA   |      |
|                       |                                                                         | at 70 °C  | 2.06  | 2.81  | μA   |      |
|                       |                                                                         | at 85 °C  | 4.27  | 5.62  | μA   |      |
|                       |                                                                         | at 105 °C | 10.93 | 14.78 | μA   |      |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. MCG configured for PEE mode. CoreMark benchmark compiled using Keil 4.54 with optimization level 3, optimized for time.
3. MCG configured for FEI mode.
4. Incremental current consumption from peripheral activity is not included.
5. MCG configured for BLPI mode. CoreMark benchmark compiled using IAR 6.40 with optimization level high, optimized for balanced.
6. MCG configured for BLPI mode.
7. No brownout.

**Table 10. Low power mode peripheral adders — typical value**

| Symbol                    | Description                                                                                                | Temperature (°C) |    |    |    |    |     | Unit |
|---------------------------|------------------------------------------------------------------------------------------------------------|------------------|----|----|----|----|-----|------|
|                           |                                                                                                            | -40              | 25 | 50 | 70 | 85 | 105 |      |
| I <sub>IREFSTEN4MHz</sub> | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled. | 56               | 56 | 56 | 56 | 56 | 56  | μA   |

Table continues on the next page...

**Table 10. Low power mode peripheral adders — typical value (continued)**

| Symbol                     | Description                                                                                                                                                                                                                                                                            |                                           | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|------------------|-----|-----|-----|-----|-----|------|
|                            |                                                                                                                                                                                                                                                                                        |                                           | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>IREFSTEN32KHz</sub> | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.                                                                                                                                                                               |                                           | 52               | 52  | 52  | 52  | 52  | 52  | μA   |
| I <sub>EREFSTEN4MHz</sub>  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.                                                                                                                                                                                   |                                           | 206              | 228 | 237 | 245 | 251 | 258 | μA   |
| I <sub>EREFSTEN32KHz</sub> | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.                                                                                                                                      | VLLS1                                     | 440              | 490 | 540 | 560 | 570 | 580 | nA   |
|                            |                                                                                                                                                                                                                                                                                        | VLLS3                                     | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            |                                                                                                                                                                                                                                                                                        | LLS                                       | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                            |                                                                                                                                                                                                                                                                                        | VLPS                                      | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                            |                                                                                                                                                                                                                                                                                        | STOP                                      | 510              | 560 | 560 | 560 | 610 | 680 |      |
| I <sub>CMP</sub>           | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.                                                                                                  |                                           | 22               | 22  | 22  | 22  | 22  | 22  | μA   |
| I <sub>RTC</sub>           | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.                                             |                                           | 432              | 357 | 388 | 475 | 532 | 810 | nA   |
| I <sub>UART</sub>          | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.                                                                                        | MCGIRCLK (4 MHz internal reference clock) | 66               | 66  | 66  | 66  | 66  | 66  | μA   |
|                            |                                                                                                                                                                                                                                                                                        | OSCERCLK (4 MHz external crystal)         | 214              | 237 | 246 | 254 | 260 | 268 |      |
| I <sub>TPM</sub>           | TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100 Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents. | MCGIRCLK (4 MHz internal reference clock) | 86               | 86  | 86  | 86  | 86  | 86  | μA   |
|                            |                                                                                                                                                                                                                                                                                        | OSCERCLK (4 MHz external crystal)         | 235              | 256 | 265 | 274 | 280 | 287 |      |
| I <sub>BG</sub>            | Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.                                                                                                                                                                                                   |                                           | 45               | 45  | 45  | 45  | 45  | 45  | μA   |
| I <sub>ADC</sub>           | ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing                                                                                                                                                                                  |                                           | 366              | 366 | 366 | 366 | 366 | 366 | μA   |

### 3.1.1 SWD electricals

Table 17. SWD full voltage range electricals

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 1.71 | 3.6  | V    |
| J1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 25   | MHz  |
| J2     | SWD_CLK cycle period                                                                               | 1/J1 | —    | ns   |
| J3     | SWD_CLK clock pulse width <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul>      | 20   | —    | ns   |
| J4     | SWD_CLK rise and fall times                                                                        | —    | 3    | ns   |
| J9     | SWD_DIO input data setup time to SWD_CLK rise                                                      | 10   | —    | ns   |
| J10    | SWD_DIO input data hold time after SWD_CLK rise                                                    | 0    | —    | ns   |
| J11    | SWD_CLK high to SWD_DIO data valid                                                                 | —    | 32   | ns   |
| J12    | SWD_CLK high to SWD_DIO high-Z                                                                     | 5    | —    | ns   |




Figure 5. Serial wire clock input timing

**Table 18. MCG specifications (continued)**

| Symbol                 | Description                                 | Min.       | Typ. | Max.                                               | Unit | Notes |
|------------------------|---------------------------------------------|------------|------|----------------------------------------------------|------|-------|
| $J_{\text{acc\_pll}}$  | PLL accumulated jitter over 1 $\mu$ s (RMS) |            |      |                                                    |      | 10    |
|                        | • $f_{\text{vco}} = 48 \text{ MHz}$         | —          | 1350 | —                                                  | ps   |       |
|                        | • $f_{\text{vco}} = 100 \text{ MHz}$        | —          | 600  | —                                                  | ps   |       |
| $D_{\text{lock}}$      | Lock entry frequency tolerance              | $\pm 1.49$ | —    | $\pm 2.98$                                         | %    |       |
| $D_{\text{unl}}$       | Lock exit frequency tolerance               | $\pm 4.47$ | —    | $\pm 5.97$                                         | %    |       |
| $t_{\text{pll\_lock}}$ | Lock detector detection time                | —          | —    | $150 \times 10^{-6} + 1075(1/f_{\text{pll\_ref}})$ | s    | 11    |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. The deviation is relative to the factory trimmed frequency at nominal  $V_{\text{DD}}$  and 25 °C,  $f_{\text{ints\_ft}}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{\text{dco\_t}}$ ) over voltage and temperature must be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 3.3.2 Oscillator electrical specifications

### 3.3.2.1 Oscillator DC electrical specifications

**Table 19. Oscillator DC electrical specifications**

| Symbol             | Description                             | Min. | Typ. | Max. | Unit    | Notes |
|--------------------|-----------------------------------------|------|------|------|---------|-------|
| $V_{\text{DD}}$    | Supply voltage                          | 1.71 | —    | 3.6  | V       |       |
| $I_{\text{DDOSC}}$ | Supply current — low-power mode (HGO=0) |      |      |      |         | 1     |
|                    | • 32 kHz                                | —    | 500  | —    | nA      |       |
|                    | • 4 MHz                                 | —    | 200  | —    | $\mu$ A |       |
|                    | • 8 MHz (RANGE=01)                      | —    | 300  | —    | $\mu$ A |       |
|                    | • 16 MHz                                | —    | 950  | —    | $\mu$ A |       |
|                    |                                         | —    | 1.2  | —    | mA      |       |

Table continues on the next page...

**Table 19. Oscillator DC electrical specifications (continued)**

| Symbol                | Description                                                                                                                                                                               | Min. | Typ.     | Max. | Unit       | Notes |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------|------|------------|-------|
|                       | <ul style="list-style-type: none"> <li>24 MHz</li> <li>32 MHz</li> </ul>                                                                                                                  | —    | 1.5      | —    | mA         |       |
| $I_{DDOSC}$           | Supply current — high gain mode (HGO=1) <ul style="list-style-type: none"> <li>32 kHz</li> <li>4 MHz</li> <li>8 MHz (RANGE=01)</li> <li>16 MHz</li> <li>24 MHz</li> <li>32 MHz</li> </ul> | —    | 25       | —    | $\mu$ A    | 1     |
|                       |                                                                                                                                                                                           | —    | 400      | —    | $\mu$ A    |       |
|                       |                                                                                                                                                                                           | —    | 500      | —    | $\mu$ A    |       |
|                       |                                                                                                                                                                                           | —    | 2.5      | —    | mA         |       |
|                       |                                                                                                                                                                                           | —    | 3        | —    | mA         |       |
|                       |                                                                                                                                                                                           | —    | 4        | —    | mA         |       |
| $C_x$                 | EXTAL load capacitance                                                                                                                                                                    | —    | —        | —    |            | 2, 3  |
| $C_y$                 | XTAL load capacitance                                                                                                                                                                     | —    | —        | —    |            | 2, 3  |
| $R_F$                 | Feedback resistor — low-frequency, low-power mode (HGO=0)                                                                                                                                 | —    | —        | —    | M $\Omega$ | 2, 4  |
|                       | Feedback resistor — low-frequency, high-gain mode (HGO=1)                                                                                                                                 | —    | 10       | —    | M $\Omega$ |       |
|                       | Feedback resistor — high-frequency, low-power mode (HGO=0)                                                                                                                                | —    | —        | —    | M $\Omega$ |       |
|                       | Feedback resistor — high-frequency, high-gain mode (HGO=1)                                                                                                                                | —    | 1        | —    | M $\Omega$ |       |
| $R_S$                 | Series resistor — low-frequency, low-power mode (HGO=0)                                                                                                                                   | —    | —        | —    | k $\Omega$ |       |
|                       | Series resistor — low-frequency, high-gain mode (HGO=1)                                                                                                                                   | —    | 200      | —    | k $\Omega$ |       |
|                       | Series resistor — high-frequency, low-power mode (HGO=0)                                                                                                                                  | —    | —        | —    | k $\Omega$ |       |
|                       | Series resistor — high-frequency, high-gain mode (HGO=1)                                                                                                                                  | —    | 0        | —    | k $\Omega$ |       |
| $V_{pp}$ <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)                                                                                           | —    | 0.6      | —    | V          |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)                                                                                           | —    | $V_{DD}$ | —    | V          |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)                                                                                          | —    | 0.6      | —    | V          |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)                                                                                          | —    | $V_{DD}$ | —    | V          |       |

1.  $V_{DD}$ =3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 21. NVM program/erase timing specifications**

| Symbol                | Description                        | Min. | Typ. | Max. | Unit          | Notes |
|-----------------------|------------------------------------|------|------|------|---------------|-------|
| $t_{hvp\text{gm}4}$   | Longword Program high-voltage time | —    | 7.5  | 18   | $\mu\text{s}$ | —     |
| $t_{h\text{versscr}}$ | Sector Erase high-voltage time     | —    | 13   | 113  | ms            | 1     |
| $t_{h\text{versall}}$ | Erase All high-voltage time        | —    | 52   | 452  | ms            | 1     |

1. Maximum time based on expectations at cycling end-of-life.

### 3.4.1.2 Flash timing specifications — commands

**Table 22. Flash command timing specifications**

| Symbol                | Description                                   | Min. | Typ. | Max. | Unit          | Notes |
|-----------------------|-----------------------------------------------|------|------|------|---------------|-------|
| $t_{rd1\text{sec}1k}$ | Read 1s Section execution time (flash sector) | —    | —    | 60   | $\mu\text{s}$ | 1     |
| $t_{pgmchk}$          | Program Check execution time                  | —    | —    | 45   | $\mu\text{s}$ | 1     |
| $t_{rd\text{rsrc}}$   | Read Resource execution time                  | —    | —    | 30   | $\mu\text{s}$ | 1     |
| $t_{pgm4}$            | Program Longword execution time               | —    | 65   | 145  | $\mu\text{s}$ | —     |
| $t_{er\text{sscr}}$   | Erase Flash Sector execution time             | —    | 14   | 114  | ms            | 2     |
| $t_{rd1\text{all}}$   | Read 1s All Blocks execution time             | —    | —    | 1.8  | ms            | —     |
| $t_{rd\text{once}}$   | Read Once execution time                      | —    | —    | 25   | $\mu\text{s}$ | 1     |
| $t_{pgm\text{once}}$  | Program Once execution time                   | —    | 65   | —    | $\mu\text{s}$ | —     |
| $t_{er\text{all}}$    | Erase All Blocks execution time               | —    | 88   | 650  | ms            | 2     |
| $t_{vfy\text{key}}$   | Verify Backdoor Access Key execution time     | —    | —    | 30   | $\mu\text{s}$ | 1     |

1. Assumes 25 MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.

### 3.4.1.3 Flash high voltage current behaviors

**Table 23. Flash high voltage current behaviors**

| Symbol        | Description                                                           | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------------------------------------------|------|------|------|------|
| $I_{DD\_PGM}$ | Average current adder during high voltage flash programming operation | —    | 2.5  | 6.0  | mA   |
| $I_{DD\_ERS}$ | Average current adder during high voltage flash erase operation       | —    | 1.5  | 4.0  | mA   |

### 3.4.1.4 Reliability specifications

Table 24. NVM reliability specifications

| Symbol                 | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |
|------------------------|----------------------------------------|------|-------------------|------|--------|-------|
| Program Flash          |                                        |      |                   |      |        |       |
| $t_{\text{nmretp10k}}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years  | —     |
| $t_{\text{nmretp1k}}$  | Data retention after up to 1 K cycles  | 20   | 100               | —    | years  | —     |
| $n_{\text{nmcyep}}$    | Cycling endurance                      | 10 K | 50 K              | —    | cycles | 2     |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at  $-40\text{ °C} \leq T_j \leq 125\text{ °C}$ .

## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

### 3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

#### 3.6.1.1 12-bit ADC operating conditions

Table 25. 12-bit ADC operating conditions


| Symbol                  | Description                | Conditions                                                    | Min.              | Typ. <sup>1</sup> | Max.              | Unit | Notes |
|-------------------------|----------------------------|---------------------------------------------------------------|-------------------|-------------------|-------------------|------|-------|
| $V_{\text{DDA}}$        | Supply voltage             | Absolute                                                      |                   | —                 | 3.6               | V    | —     |
| $\Delta V_{\text{DDA}}$ | Supply voltage             | Delta to $V_{\text{DD}}$ ( $V_{\text{DD}} - V_{\text{DDA}}$ ) | -100              | 0                 | +100              | mV   | 2     |
| $\Delta V_{\text{SSA}}$ | Ground voltage             | Delta to $V_{\text{SS}}$ ( $V_{\text{SS}} - V_{\text{SSA}}$ ) | -100              | 0                 | +100              | mV   | 2     |
| $V_{\text{REFH}}$       | ADC reference voltage high |                                                               | 1.13              | $V_{\text{DDA}}$  | $V_{\text{DDA}}$  | V    | 3     |
| $V_{\text{REFL}}$       | ADC reference voltage low  |                                                               | $V_{\text{SSA}}$  | $V_{\text{SSA}}$  | $V_{\text{SSA}}$  | V    | 3     |
| $V_{\text{ADIN}}$       | Input voltage              |                                                               | $V_{\text{REFL}}$ | —                 | $V_{\text{REFH}}$ | V    | —     |
| $C_{\text{ADIN}}$       | Input capacitance          | • 8-bit / 10-bit / 12-bit modes                               | —                 | 4                 | 5                 | pF   | —     |
| $R_{\text{ADIN}}$       | Input series resistance    |                                                               | —                 | 2                 | 5                 | kΩ   | —     |

Table continues on the next page...

**Table 25. 12-bit ADC operating conditions (continued)**

| Symbol     | Description                         | Conditions                                                                                                     | Min.   | Typ. <sup>1</sup> | Max.    | Unit       | Notes |
|------------|-------------------------------------|----------------------------------------------------------------------------------------------------------------|--------|-------------------|---------|------------|-------|
| $R_{AS}$   | Analog source resistance (external) | 12-bit modes<br>$f_{ADCK} < 4$ MHz                                                                             | —      | —                 | 5       | k $\Omega$ | 4     |
| $f_{ADCK}$ | ADC conversion clock frequency      | $\leq$ 12-bit mode                                                                                             | 1.0    | —                 | 18.0    | MHz        | 5     |
| $C_{rate}$ | ADC conversion rate                 | $\leq$ 12-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000 | —                 | 818.330 | Ksps       | 6     |

1. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had  $< 8 \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $< 1$  ns.
5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
6. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).


**Figure 7. ADC input impedance equivalency diagram**

### 3.6.1.2 12-bit ADC electrical characteristics

**Table 26. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Symbol         | Description                   | Conditions <sup>1</sup>                                                                                                                                                  | Min.                     | Typ. <sup>2</sup>        | Max.                         | Unit                     | Notes                                                                                    |
|----------------|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------|------------------------------|--------------------------|------------------------------------------------------------------------------------------|
| $I_{DDA\_ADC}$ | Supply current                |                                                                                                                                                                          | 0.215                    | —                        | 1.7                          | mA                       | 3                                                                                        |
| $f_{ADACK}$    | ADC asynchronous clock source | <ul style="list-style-type: none"> <li>• ADLPC = 1, ADHSC = 0</li> <li>• ADLPC = 1, ADHSC = 1</li> <li>• ADLPC = 0, ADHSC = 0</li> <li>• ADLPC = 0, ADHSC = 1</li> </ul> | 1.2<br>2.4<br>3.0<br>4.4 | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz | $t_{ADACK} = 1/f_{ADACK}$                                                                |
|                | Sample Time                   | See Reference Manual chapter for sample times                                                                                                                            |                          |                          |                              |                          |                                                                                          |
| TUE            | Total unadjusted error        | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                             | —<br>—                   | $\pm 4$<br>$\pm 1.4$     | $\pm 6.8$<br>$\pm 2.1$       | LSB <sup>4</sup>         | 5                                                                                        |
| DNL            | Differential non-linearity    | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                             | —<br>—                   | $\pm 0.7$<br>$\pm 0.2$   | –1.1 to +1.9<br>–0.3 to 0.5  | LSB <sup>4</sup>         | 5                                                                                        |
| INL            | Integral non-linearity        | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                             | —<br>—                   | $\pm 1.0$<br>$\pm 0.5$   | –2.7 to +1.9<br>–0.7 to +0.5 | LSB <sup>4</sup>         | 5                                                                                        |
| $E_{FS}$       | Full-scale error              | <ul style="list-style-type: none"> <li>• 12-bit modes</li> <li>• &lt;12-bit modes</li> </ul>                                                                             | —<br>—                   | –4<br>–1.4               | –5.4<br>–1.8                 | LSB <sup>4</sup>         | $V_{ADIN} = V_{DDA}$ <sup>5</sup>                                                        |
| $E_Q$          | Quantization error            | <ul style="list-style-type: none"> <li>• 12-bit modes</li> </ul>                                                                                                         | —                        | —                        | $\pm 0.5$                    | LSB <sup>4</sup>         |                                                                                          |
| $E_{IL}$       | Input leakage error           |                                                                                                                                                                          | $I_{in} \times R_{AS}$   |                          |                              | mV                       | $I_{in}$ = leakage current<br>(refer to the MCU's voltage and current operating ratings) |
|                | Temp sensor slope             | Across the full temperature range of the device                                                                                                                          | 1.55                     | 1.62                     | 1.69                         | mV/°C                    | 6                                                                                        |
| $V_{TEMP25}$   | Temp sensor voltage           | 25 °C                                                                                                                                                                    | 706                      | 716                      | 726                          | mV                       | 6                                                                                        |


1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$

2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

**Table 27. Comparator and 6-bit DAC electrical specifications (continued)**

| Symbol      | Description                                            | Min. | Typ. | Max. | Unit             |
|-------------|--------------------------------------------------------|------|------|------|------------------|
| $V_{CMPOI}$ | Output low                                             | —    | —    | 0.5  | V                |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN = 1, PMODE = 1) | 20   | 50   | 200  | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN = 1, PMODE = 0)  | 80   | 250  | 600  | ns               |
|             | Analog comparator initialization delay <sup>2</sup>    | —    | —    | 40   | $\mu$ s          |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)                      | —    | 7    | —    | $\mu$ A          |
| INL         | 6-bit DAC integral non-linearity                       | −0.5 | —    | 0.5  | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity                   | −0.3 | —    | 0.3  | LSB              |

1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$



**Figure 9. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 0)**




Figure 10. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3\text{ V}$ ,  $PMODE = 1$ )

### 3.7 Timers

See [General switching specifications](#).

### 3.8 Communication interfaces

#### 3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Table 28. SPI master mode timing on slew rate disabled pads

| Num. | Symbol   | Description            | Min.              | Max.           | Unit | Note |
|------|----------|------------------------|-------------------|----------------|------|------|
| 1    | $f_{op}$ | Frequency of operation | $f_{periph}/2048$ | $f_{periph}/2$ | Hz   | 1    |

Table continues on the next page...

### 3.8.2 Inter-Integrated Circuit Interface (I2C) timing

Table 32. I2C timing

| Characteristic                                                                               | Symbol        | Standard Mode    |                   | Fast Mode                  |                  | Unit    |
|----------------------------------------------------------------------------------------------|---------------|------------------|-------------------|----------------------------|------------------|---------|
|                                                                                              |               | Minimum          | Maximum           | Minimum                    | Maximum          |         |
| SCL Clock Frequency                                                                          | $f_{SCL}$     | 0                | 100               | 0                          | 400 <sup>1</sup> | kHz     |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | $t_{HD; STA}$ | 4                | —                 | 0.6                        | —                | $\mu s$ |
| LOW period of the SCL clock                                                                  | $t_{LOW}$     | 4.7              | —                 | 1.3                        | —                | $\mu s$ |
| HIGH period of the SCL clock                                                                 | $t_{HIGH}$    | 4                | —                 | 0.6                        | —                | $\mu s$ |
| Set-up time for a repeated START condition                                                   | $t_{SU; STA}$ | 4.7              | —                 | 0.6                        | —                | $\mu s$ |
| Data hold time for I2C bus devices                                                           | $t_{HD; DAT}$ | 0 <sup>2</sup>   | 3.45 <sup>3</sup> | 0 <sup>4</sup>             | 0.9 <sup>2</sup> | $\mu s$ |
| Data set-up time                                                                             | $t_{SU; DAT}$ | 250 <sup>5</sup> | —                 | 100 <sup>3, 6</sup>        | —                | ns      |
| Rise time of SDA and SCL signals                                                             | $t_r$         | —                | 1000              | $20 + 0.1C_b$ <sup>7</sup> | 300              | ns      |
| Fall time of SDA and SCL signals                                                             | $t_f$         | —                | 300               | $20 + 0.1C_b$ <sup>6</sup> | 300              | ns      |
| Set-up time for STOP condition                                                               | $t_{SU; STO}$ | 4                | —                 | 0.6                        | —                | $\mu s$ |
| Bus free time between STOP and START condition                                               | $t_{BUF}$     | 4.7              | —                 | 1.3                        | —                | $\mu s$ |
| Pulse width of spikes that must be suppressed by the input filter                            | $t_{SP}$      | N/A              | N/A               | 0                          | 50               | ns      |

1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins (see [Voltage and current operating behaviors](#)) or when using the Normal drive pins and  $V_{DD} \geq 2.7 V$ .
2. The master mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
3. The maximum  $t_{HD; DAT}$  must be met only if the device does not stretch the LOW period ( $t_{LOW}$ ) of the SCL signal.
4. Input signal Slew = 10 ns and Output Load = 50 pF
5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
6. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement  $t_{SU; DAT} \geq 250 ns$  must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250 ns$  (according to the Standard mode I2C bus specification) before the SCL line is released.
7.  $C_b$  = total capacitance of the one bus line in pF.




Figure 15. Timing definition for fast and standard mode devices on the I2C bus

# Pinout

| 80<br>LQFP | 64<br>LQFP | 48<br>QFN | 32<br>QFN | Pin Name | Default                | ALT0                   | ALT1  | ALT2      | ALT3     | ALT4       | ALT5      | ALT6        | ALT7    |
|------------|------------|-----------|-----------|----------|------------------------|------------------------|-------|-----------|----------|------------|-----------|-------------|---------|
| 6          | —          | —         | —         | PTE5     | DISABLED               |                        | PTE5  |           |          |            |           |             |         |
| 7          | 3          | 1         | —         | VDD      | VDD                    | VDD                    |       |           |          |            |           |             |         |
| 8          | 4          | 2         | —         | VSS      | VSS                    | VSS                    |       |           |          |            |           |             |         |
| 9          | 5          | 3         | 3         | PTE16    | ADC0_SE1               | ADC0_SE1               | PTE16 | SPI0_PCS0 | UART2_TX | TPM_CLKIN0 |           |             |         |
| 10         | 6          | 4         | 4         | PTE17    | ADC0_SE5a              | ADC0_SE5a              | PTE17 | SPI0_SCK  | UART2_RX | TPM_CLKIN1 |           | LPTMR0_ALT3 |         |
| 11         | 7          | 5         | 5         | PTE18    | ADC0_SE2               | ADC0_SE2               | PTE18 | SPI0_MOSI |          | I2C0_SDA   | SPI0_MISO |             |         |
| 12         | 8          | 6         | 6         | PTE19    | ADC0_SE6a              | ADC0_SE6a              | PTE19 | SPI0_MISO |          | I2C0_SCL   | SPI0_MOSI |             |         |
| 13         | 9          | 7         | —         | PTE20    | ADC0_SE0               | ADC0_SE0               | PTE20 |           | TPM1_CH0 | UART0_TX   |           |             |         |
| 14         | 10         | 8         | —         | PTE21    | ADC0_SE4a              | ADC0_SE4a              | PTE21 |           | TPM1_CH1 | UART0_RX   |           |             |         |
| 15         | 11         | —         | —         | PTE22    | ADC0_SE3               | ADC0_SE3               | PTE22 |           | TPM2_CH0 | UART2_TX   |           |             |         |
| 16         | 12         | —         | —         | PTE23    | ADC0_SE7a              | ADC0_SE7a              | PTE23 |           | TPM2_CH1 | UART2_RX   |           |             |         |
| 17         | 13         | 9         | 7         | VDDA     | VDDA                   | VDDA                   |       |           |          |            |           |             |         |
| 18         | 14         | 10        | —         | VREFH    | VREFH                  | VREFH                  |       |           |          |            |           |             |         |
| 19         | 15         | 11        | —         | VREFL    | VREFL                  | VREFL                  |       |           |          |            |           |             |         |
| 20         | 16         | 12        | 8         | VSSA     | VSSA                   | VSSA                   |       |           |          |            |           |             |         |
| 21         | 17         | 13        | —         | PTE29    | CMP0_IN5/<br>ADC0_SE4b | CMP0_IN5/<br>ADC0_SE4b | PTE29 |           | TPM0_CH2 | TPM_CLKIN0 |           |             |         |
| 22         | 18         | 14        | 9         | PTE30    | ADC0_SE23/<br>CMP0_IN4 | ADC0_SE23/<br>CMP0_IN4 | PTE30 |           | TPM0_CH3 | TPM_CLKIN1 |           |             |         |
| 23         | 19         | —         | —         | PTE31    | DISABLED               |                        | PTE31 |           | TPM0_CH4 |            |           |             |         |
| 24         | 20         | 15        | —         | PTE24    | DISABLED               |                        | PTE24 |           | TPM0_CH0 |            | I2C0_SCL  |             |         |
| 25         | 21         | 16        | —         | PTE25    | DISABLED               |                        | PTE25 |           | TPM0_CH1 |            | I2C0_SDA  |             |         |
| 26         | 22         | 17        | 10        | PTA0     | SWD_CLK                |                        | PTA0  |           | TPM0_CH5 |            |           |             | SWD_CLK |
| 27         | 23         | 18        | 11        | PTA1     | DISABLED               |                        | PTA1  | UART0_RX  | TPM2_CH0 |            |           |             |         |
| 28         | 24         | 19        | 12        | PTA2     | DISABLED               |                        | PTA2  | UART0_TX  | TPM2_CH1 |            |           |             |         |
| 29         | 25         | 20        | 13        | PTA3     | SWD_DIO                |                        | PTA3  | I2C1_SCL  | TPM0_CH0 |            |           |             | SWD_DIO |
| 30         | 26         | 21        | 14        | PTA4     | NMI_b                  |                        | PTA4  | I2C1_SDA  | TPM0_CH1 |            |           |             | NMI_b   |
| 31         | 27         | —         | —         | PTA5     | DISABLED               |                        | PTA5  |           | TPM0_CH2 |            |           |             |         |
| 32         | 28         | —         | —         | PTA12    | DISABLED               |                        | PTA12 |           | TPM1_CH0 |            |           |             |         |
| 33         | 29         | —         | —         | PTA13    | DISABLED               |                        | PTA13 |           | TPM1_CH1 |            |           |             |         |
| 34         | —          | —         | —         | PTA14    | DISABLED               |                        | PTA14 | SPI0_PCS0 | UART0_TX |            |           |             |         |
| 35         | —          | —         | —         | PTA15    | DISABLED               |                        | PTA15 | SPI0_SCK  | UART0_RX |            |           |             |         |
| 36         | —          | —         | —         | PTA16    | DISABLED               |                        | PTA16 | SPI0_MOSI |          |            | SPI0_MISO |             |         |
| 37         | —          | —         | —         | PTA17    | DISABLED               |                        | PTA17 | SPI0_MISO |          |            | SPI0_MOSI |             |         |
| 38         | 30         | 22        | 15        | VDD      | VDD                    | VDD                    |       |           |          |            |           |             |         |
| 39         | 31         | 23        | 16        | VSS      | VSS                    | VSS                    |       |           |          |            |           |             |         |
| 40         | 32         | 24        | 17        | PTA18    | EXTAL0                 | EXTAL0                 | PTA18 |           | UART1_RX | TPM_CLKIN0 |           |             |         |

| 80<br>LQFP | 64<br>LQFP | 48<br>QFN | 32<br>QFN | Pin Name                       | Default   | ALT0      | ALT1                           | ALT2      | ALT3        | ALT4       | ALT5      | ALT6        | ALT7 |
|------------|------------|-----------|-----------|--------------------------------|-----------|-----------|--------------------------------|-----------|-------------|------------|-----------|-------------|------|
| 41         | 33         | 25        | 18        | PTA19                          | XTAL0     | XTAL0     | PTA19                          |           | UART1_TX    | TPM_CLKIN1 |           | LPTMR0_ALT1 |      |
| 42         | 34         | 26        | 19        | RESET_b                        | RESET_b   |           | PTA20                          |           |             |            |           |             |      |
| 43         | 35         | 27        | 20        | PTB0/<br>LLWU_P5               | ADC0_SE8  | ADC0_SE8  | PTB0/<br>LLWU_P5               | I2C0_SCL  | TPM1_CH0    |            |           |             |      |
| 44         | 36         | 28        | 21        | PTB1                           | ADC0_SE9  | ADC0_SE9  | PTB1                           | I2C0_SDA  | TPM1_CH1    |            |           |             |      |
| 45         | 37         | 29        | —         | PTB2                           | ADC0_SE12 | ADC0_SE12 | PTB2                           | I2C0_SCL  | TPM2_CH0    |            |           |             |      |
| 46         | 38         | 30        | —         | PTB3                           | ADC0_SE13 | ADC0_SE13 | PTB3                           | I2C0_SDA  | TPM2_CH1    |            |           |             |      |
| 47         | —          | —         | —         | PTB8                           | DISABLED  |           | PTB8                           |           | EXTRG_IN    |            |           |             |      |
| 48         | —          | —         | —         | PTB9                           | DISABLED  |           | PTB9                           |           |             |            |           |             |      |
| 49         | —          | —         | —         | PTB10                          | DISABLED  |           | PTB10                          | SPI1_PCS0 |             |            |           |             |      |
| 50         | —          | —         | —         | PTB11                          | DISABLED  |           | PTB11                          | SPI1_SCK  |             |            |           |             |      |
| 51         | 39         | 31        | —         | PTB16                          | DISABLED  |           | PTB16                          | SPI1_MOSI | UART0_RX    | TPM_CLKIN0 | SPI1_MISO |             |      |
| 52         | 40         | 32        | —         | PTB17                          | DISABLED  |           | PTB17                          | SPI1_MISO | UART0_TX    | TPM_CLKIN1 | SPI1_MOSI |             |      |
| 53         | 41         | —         | —         | PTB18                          | DISABLED  |           | PTB18                          |           | TPM2_CH0    |            |           |             |      |
| 54         | 42         | —         | —         | PTB19                          | DISABLED  |           | PTB19                          |           | TPM2_CH1    |            |           |             |      |
| 55         | 43         | 33        | —         | PTC0                           | ADC0_SE14 | ADC0_SE14 | PTC0                           |           | EXTRG_IN    |            | CMP0_OUT  |             |      |
| 56         | 44         | 34        | 22        | PTC1/<br>LLWU_P6/<br>RTC_CLKIN | ADC0_SE15 | ADC0_SE15 | PTC1/<br>LLWU_P6/<br>RTC_CLKIN | I2C1_SCL  |             | TPM0_CH0   |           |             |      |
| 57         | 45         | 35        | 23        | PTC2                           | ADC0_SE11 | ADC0_SE11 | PTC2                           | I2C1_SDA  |             | TPM0_CH1   |           |             |      |
| 58         | 46         | 36        | 24        | PTC3/<br>LLWU_P7               | DISABLED  |           | PTC3/<br>LLWU_P7               |           | UART1_RX    | TPM0_CH2   | CLKOUT    |             |      |
| 59         | 47         | —         | —         | VSS                            | VSS       | VSS       |                                |           |             |            |           |             |      |
| 60         | 48         | —         | —         | VDD                            | VDD       | VDD       |                                |           |             |            |           |             |      |
| 61         | 49         | 37        | 25        | PTC4/<br>LLWU_P8               | DISABLED  |           | PTC4/<br>LLWU_P8               | SPI0_PCS0 | UART1_TX    | TPM0_CH3   |           |             |      |
| 62         | 50         | 38        | 26        | PTC5/<br>LLWU_P9               | DISABLED  |           | PTC5/<br>LLWU_P9               | SPI0_SCK  | LPTMR0_ALT2 |            |           | CMP0_OUT    |      |
| 63         | 51         | 39        | 27        | PTC6/<br>LLWU_P10              | CMP0_IN0  | CMP0_IN0  | PTC6/<br>LLWU_P10              | SPI0_MOSI | EXTRG_IN    |            | SPI0_MISO |             |      |
| 64         | 52         | 40        | 28        | PTC7                           | CMP0_IN1  | CMP0_IN1  | PTC7                           | SPI0_MISO |             |            | SPI0_MOSI |             |      |
| 65         | 53         | —         | —         | PTC8                           | CMP0_IN2  | CMP0_IN2  | PTC8                           | I2C0_SCL  | TPM0_CH4    |            |           |             |      |
| 66         | 54         | —         | —         | PTC9                           | CMP0_IN3  | CMP0_IN3  | PTC9                           | I2C0_SDA  | TPM0_CH5    |            |           |             |      |
| 67         | 55         | —         | —         | PTC10                          | DISABLED  |           | PTC10                          | I2C1_SCL  |             |            |           |             |      |
| 68         | 56         | —         | —         | PTC11                          | DISABLED  |           | PTC11                          | I2C1_SDA  |             |            |           |             |      |
| 69         | —          | —         | —         | PTC12                          | DISABLED  |           | PTC12                          |           |             | TPM_CLKIN0 |           |             |      |
| 70         | —          | —         | —         | PTC13                          | DISABLED  |           | PTC13                          |           |             | TPM_CLKIN1 |           |             |      |
| 71         | —          | —         | —         | PTC16                          | DISABLED  |           | PTC16                          |           |             |            |           |             |      |





Figure 16. KL14 80-pin LQFP pinout diagram



**Figure 17. KL14 64-pin LQFP pinout diagram**




Figure 18. KL14 48-pin QFN pinout diagram




Figure 19. KL14 32-pin QFN pinout diagram

## 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](http://freescale.com) and perform a part number search for the following device numbers: PKL14 and MKL14

## 7 Part identification