

Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	5 ns
Voltage Supply - Internal	2.375V ~ 2.625V
Number of Logic Elements/Blocks	2
Number of Macrocells	32
Number of Gates	600
Number of I/O	36
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	49-LFBGA
Supplier Device Package	49-UBGA (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7032buc49-5

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 7000B devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate up to 50% lower power while adding only a nominal timing delay. MAX 7000B devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000B devices can be set for 3.3 V, 2.5 V, or 1.8 V and all input pins are 3.3-V, 2.5-V, and 1.8-V tolerant, allowing MAX 7000B devices to be used in mixed-voltage systems.

MAX 7000B devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)— and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. Altera software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.

For more information on development tools, see the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* and the *Quartus Programmable Logic Development System & Software Data Sheet*.

# Functional Description

The MAX 7000B architecture includes the following elements:

- LABs
- Macrocells
- Expander product terms (shareable and parallel)
- PIA
- I/O control blocks

The MAX 7000B architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000B devices.

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the MAX+PLUS II software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 7000B devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000B device may be set to either a high or low state. This power-up state is specified at design entry.

All MAX 7000B I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast input setup time. The input path from the I/O pin to the register has a programmable delay element that can be selected to either guarantee zero hold time or to get the fastest possible set-up time (as fast as 1.0 ns).


#### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera Compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay ( $t_{PEXP}$ ). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by  $2 \times t_{PEXP}$ .

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8, and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.





#### Note:

(1) EPM7032B, EPM7064B, EPM7128B, and EPM7256B devices have six output enable signals. EPM7512B devices have ten output enable signals.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to  $V_{CC'}$ , the output is enabled.

The MAX 7000B architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

# In-System Programmability (ISP)

MAX 7000B devices can be programmed in-system via an industrystandard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000B architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 2.5-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k<sup>3</sup>/<sub>4</sub>.

MAX 7000B devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP\_Done bit that provides safe operation when in-system programming is interrupted. This ISP\_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000B devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster communications cable, and the ByteBlasterMV parallel port download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000B devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a pre-defined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000B devices can be programmed with either an adaptive or constant (non-adaptive) algorithm.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD-71, can be used to program MAX 7000B devices with in-circuit testers, PCs, or embedded processors.

For more information on using the Jam language, see *Application Note 88* (Using the Jam Language for ISP & ICR via an Embedded Processor) and Application Note 122 (Using STAPL for ISP & ICR via an Embedded Processor).

The ISP circuitry in MAX 7000B devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Table 10. MAX 700	able 10. MAX 7000B MultiVolt I/O Support								
V <sub>CCIO</sub> (V)		Input Si	ignal (V)		Output Signal (V)				
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0	
1.8	$\checkmark$	~	~		$\checkmark$				
2.5	$\checkmark$	$\checkmark$	~			$\checkmark$			
3.3	$\checkmark$	$\checkmark$	$\checkmark$				$\checkmark$	$\checkmark$	

## **Open-Drain Output Option**

MAX 7000B devices provide an optional open-drain (equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired-OR plane.

## **Programmable Ground Pins**

Each unused I/O pin on MAX 7000B devices may be used as an additional ground pin. This programmable ground feature does not require the use of the associated macrocell; therefore, the buried macrocell is still available for user logic.

## **Slew-Rate Control**

The output buffer for each MAX 7000B I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

## Advanced I/O Standard Support

The MAX 7000B I/O pins support the following I/O standards: LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, GTL+, SSTL-3 Class I and II, and SSTL-2 Class I and II.

MAX 7000B devices contain two I/O banks. Both banks support all standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Within a bank, any one of the terminated standards can be supported.

Figure 9 shows the arrangement of the MAX 7000B I/O banks.

Programmable I/O Banks

Figure 9. MAX 7000B I/O Banks for Various Advanced I/O Standards

Table 11 shows which macrocells have pins in each I/O bank.

Table 11. Macrocell Pins Contained in Each I/O Bank							
Device	Bank 1	Bank 2					
EPM7032B	1-16	17-32					
EPM7064B	1-32	33-64					
EPM7128B	1-64	65-128					
EPM7256B	1-128, 177-181	129-176, 182-256					
EPM7512B	1-265	266-512					

Each MAX 7000B device has two VREF pins. Each can be set to a separate  $V_{REF}$  level. Any I/O pin that uses one of the voltage-referenced standards (GTL+, SSTL-2, or SSTL-3) may use either of the two VREF pins. If these pins are not required as VREF pins, they may be individually programmed to function as user I/O pins.

Power Sequencing & Hot-Socketing	Because MAX 7000B devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{\rm CCIO}$ and $\rm V_{\rm CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000B devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000B devices do not drive out during power-up. Once operating conditions are reached, MAX 7000B devices operate as specified by the user.
	MAX 7000B device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 4.1 V during hot-socketing.
Design Security	All MAX 7000B devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security, because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000B devices are fully functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 11. Test patterns can be used and then erased during early stages of the production flow.

Figure 12 shows the typical output drive characteristics of MAX 7000B devices.




Figure 12. Output Drive Characteristics of MAX 7000B Devices

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-3	.5	-5	.0	-7	.5	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.5		0.7	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.5		0.7	ns
t <sub>FIN</sub>	Fast input delay			0.9		1.3		2.0	ns
t <sub>FIND</sub>	Programmable delay adder for fast input			1.0		1.5		1.5	ns
t <sub>SEXP</sub>	Shared expander delay			1.5		2.1		3.2	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.6		0.9	ns
t <sub>LAD</sub>	Logic array delay			1.4		2.0		3.1	ns
t <sub>LAC</sub>	Logic control array delay			1.2		1.7		2.6	ns
t <sub>IOE</sub>	Internal output enable delay			0.1		0.2		0.3	ns
t <sub>OD1</sub>	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.9		1.2		1.8	ns
t <sub>OD3</sub>	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.9		6.2		6.8	ns
t <sub>ZX1</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		1.6		2.2		3.4	ns
t <sub>ZX3</sub>	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		6.6		7.2		8.4	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		1.6		2.2		3.4	ns
t <sub>SU</sub>	Register setup time		0.7		1.1		1.6		ns
t <sub>H</sub>	Register hold time		0.4		0.5		0.9		ns
t <sub>FSU</sub>	Register setup time of fast input		0.8		0.8		1.1		ns
t <sub>FH</sub>	Register hold time of fast input		1.2		1.2		1.4		ns
t <sub>RD</sub>	Register delay			0.5		0.6		0.9	ns
t <sub>COMB</sub>	Combinatorial delay			0.2		0.3		0.5	ns
t <sub>IC</sub>	Array clock delay			1.2		1.8		2.8	ns
t <sub>EN</sub>	Register enable time		1	1.2		1.7		2.6	ns
t <sub>GLOB</sub>	Global control delay		1	0.7		1.1		1.6	ns
t <sub>PRE</sub>	Register preset time		1	1.0		1.3		1.9	ns
	Register clear time		1	1.0		1.3		1.9	ns
t <sub>PIA</sub>	PIA delay	(2)	1	0.7		1.0		1.4	ns
t <sub>LPA</sub>	Low-power adder	(4)	1	1.5	1	2.1		3.2	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7	-1	10	
			Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF (2)		4.0		7.5		10.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF (2)		4.0		7.5		10.0	ns
t <sub>SU</sub>	Global clock setup time	(2)	2.5		4.5		6.1		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		1.0		1.5		1.5		ns
t <sub>FH</sub>	Global clock hold time of fast input		1.0		1.0		1.0		ns
t <sub>FZHSU</sub>	Global clock setup time of fast input with zero hold time		2.0		3.0		3.0		ns
t <sub>FZHH</sub>	Global clock hold time of fast input with zero hold time		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	2.8	1.0	5.7	1.0	7.5	ns
t <sub>CH</sub>	Global clock high time		1.5		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		1.5		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.2		2.0		2.8		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.7		0.9		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	4.1	1.0	8.2	1.0	10.8	ns
t <sub>ACH</sub>	Array clock high time		1.5		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		1.5		3.0		4.0		ns
tCPPW	Minimum pulse width for clear and preset		1.5		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		4.1		7.9		10.6	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (3)	243.9		126.6		94.3		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		4.1		7.9		10.6	ns
facnt	Maximum internal array clock frequency	(2), (3)	243.9		126.6		94.3		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.6		0.8	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.6		0.8	ns
t <sub>FIN</sub>	Fast input delay			1.3		2.9		3.7	ns
t <sub>FIND</sub>	Programmable delay adder for fast input			1.0		1.5		1.5	ns
t <sub>SEXP</sub>	Shared expander delay			1.5		2.8		3.8	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.8		1.0	ns
t <sub>LAD</sub>	Logic array delay			1.6		2.9		3.8	ns
t <sub>LAC</sub>	Logic control array delay			1.4		2.6		3.4	ns
t <sub>IOE</sub>	Internal output enable delay			0.1		0.3		0.4	ns
t <sub>OD1</sub>	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.9		1.7		2.2	ns
t <sub>OD3</sub>	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.9		6.7		7.2	ns
t <sub>ZX1</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		1.8		3.3		4.4	ns
t <sub>ZX3</sub>	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.8		8.3		9.4	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		1.8		3.3		4.4	ns
t <sub>SU</sub>	Register setup time		1.0		1.9		2.6		ns
t <sub>H</sub>	Register hold time		0.4		0.8		1.1		ns
t <sub>FSU</sub>	Register setup time of fast input		0.8		0.9		0.9		ns
t <sub>FH</sub>	Register hold time of fast input		1.2		1.6		1.6		ns
t <sub>RD</sub>	Register delay			0.5		1.1		1.4	ns
t <sub>COMB</sub>	Combinatorial delay			0.2		0.3		0.4	ns
t <sub>IC</sub>	Array clock delay			1.4		2.8		3.6	ns
t <sub>EN</sub>	Register enable time			1.4		2.6		3.4	ns
t <sub>GLOB</sub>	Global control delay			1.1		2.3		3.1	ns
t <sub>PRE</sub>	Register preset time		1	1.0		1.9		2.6	ns
t <sub>CLR</sub>	Register clear time			1.0		1.9		2.6	ns
t <sub>PIA</sub>	PIA delay	(2)	1	1.0		2.0		2.8	ns
t <sub>LPA</sub>	Low-power adder	(4)		1.5		2.8		3.8	ns

I/O Standard	Parameter			Speed	Grade			Unit
		-	4	-	7	-	10	
		Min	Max	Min	Max	Min	Max	
3.3 V TTL/CMOS	Input to PIA		0.0		0.0		0.0	ns
	Input to global clock and clear		0.0		0.0		0.0	ns
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns
2.5 V TTL/CMOS	Input to PIA		0.3		0.6		0.8	ns
	Input to global clock and clear		0.3		0.6		0.8	ns
	Input to fast input register		0.2		0.4		0.5	ns
	All outputs		0.2		0.4		0.5	ns
1.8 V TTL/CMOS	Input to PIA		0.5		0.9		1.3	ns
	Input to global clock and clear		0.5		0.9		1.3	ns
	Input to fast input register		0.4		0.8		1.0	ns
	All outputs		1.2		2.3		3.0	ns
SSTL-2 Class I	Input to PIA		1.4		2.6		3.5	ns
	Input to global clock and clear		1.2		2.3		3.0	ns
	Input to fast input register		1.0		1.9		2.5	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-2 Class II	Input to PIA		1.4		2.6		3.5	ns
	Input to global clock and clear		1.2		2.3		3.0	ns
	Input to fast input register		1.0		1.9		2.5	ns
	All outputs		-0.1		-0.2		-0.3	ns
SSTL-3 Class I	Input to PIA		1.3		2.4		3.3	ns
	Input to global clock and clear		1.0		1.9		2.5	ns
	Input to fast input register		0.9		1.7		2.3	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-3 Class II	Input to PIA		1.3		2.4		3.3	ns
	Input to global clock and clear		1.0		1.9		2.5	ns
	Input to fast input register		0.9	1	1.7		2.3	ns
	All outputs		0.0	1	0.0		0.0	ns
GTL+	Input to PIA		1.7		3.2		4.3	ns
	Input to global clock and clear		1.7		3.2		4.3	ns
	Input to fast input register		1.6	1	3.0		4.0	ns
	All outputs		0.0	1	0.0		0.0	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.4		0.6		0.8	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.4		0.6		0.8	ns
t <sub>FIN</sub>	Fast input delay			1.5		2.5		3.1	ns
t <sub>FIND</sub>	Programmable delay adder for fast input			1.5		1.5		1.5	ns
t <sub>SEXP</sub>	Shared expander delay			1.5		2.3		3.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.6		0.8	ns
t <sub>LAD</sub>	Logic array delay			1.7		2.5		3.3	ns
t <sub>LAC</sub>	Logic control array delay			1.5		2.2		2.9	ns
t <sub>IOE</sub>	Internal output enable delay			0.1		0.2		0.3	ns
t <sub>OD1</sub>	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		0.9		1.4		1.9	ns
t <sub>OD3</sub>	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.9		6.4		6.9	ns
t <sub>ZX1</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		2.2		3.3		4.5	ns
t <sub>ZX3</sub>	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		7.2		8.3		9.5	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		2.2		3.3		4.5	ns
t <sub>SU</sub>	Register setup time		1.2		1.8		2.5		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>FSU</sub>	Register setup time of fast input		0.8		1.1		1.1		ns
t <sub>FH</sub>	Register hold time of fast input		1.2		1.4		1.4		ns
t <sub>RD</sub>	Register delay		1	0.7		1.0		1.3	ns
t <sub>COMB</sub>	Combinatorial delay		1	0.3		0.4		0.5	ns
t <sub>IC</sub>	Array clock delay			1.5		2.3		3.0	ns
t <sub>EN</sub>	Register enable time		1	1.5		2.2		2.9	ns
t <sub>GLOB</sub>	Global control delay		1	1.3		2.1		2.7	ns
t <sub>PRE</sub>	Register preset time			1.0		1.6		2.1	ns
t <sub>CLR</sub>	Register clear time		1	1.0		1.6		2.1	ns
t <sub>PIA</sub>	PIA delay	(2)	1	1.7		2.6		3.3	ns
t <sub>LPA</sub>	Low-power adder	(4)		2.0		3.0		4.0	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.3		0.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.3		0.5	ns
t <sub>FIN</sub>	Fast input delay			2.2		3.2		4.0	ns
t <sub>FIND</sub>	Programmable delay adder for fast input			1.5		1.5		1.5	ns
t <sub>SEXP</sub>	Shared expander delay			1.5		2.1		2.7	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.5		0.7	ns
t <sub>LAD</sub>	Logic array delay			1.7		2.3		3.0	ns
t <sub>LAC</sub>	Logic control array delay			1.5		2.0		2.6	ns
t <sub>IOE</sub>	Internal output enable delay			0.1		0.2		0.2	ns
t <sub>OD1</sub>	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.9		1.2		1.6	ns
t <sub>OD3</sub>	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.9		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		2.8		3.8		5.0	ns
t <sub>ZX3</sub>	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		7.8		8.8		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		2.8		3.8		5.0	ns
t <sub>SU</sub>	Register setup time		1.5		2.0		2.6		ns
t <sub>H</sub>	Register hold time		0.4		0.5		0.7		ns
t <sub>FSU</sub>	Register setup time of fast input		0.8		1.1		1.1		ns
t <sub>FH</sub>	Register hold time of fast input		1.2		1.4		1.4		ns
t <sub>RD</sub>	Register delay			0.5		0.7		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.2		0.3		0.4	ns
t <sub>IC</sub>	Array clock delay			1.8		2.4		3.1	ns
t <sub>EN</sub>	Register enable time			1.5		2.0		2.6	ns
t <sub>GLOB</sub>	Global control delay			2.0		2.8		3.6	ns
t <sub>PRE</sub>	Register preset time			1.0		1.4		1.9	ns
t <sub>CLR</sub>	Register clear time			1.0		1.4		1.9	ns
t <sub>PIA</sub>	PIA delay	(2)		2.4		3.4		4.5	ns
t <sub>LPA</sub>	Low-power adder	(4)	1	2.0		2.7		3.6	ns

I/O Standard	Parameter			Speed	Grade			Unit
		-	5	-	7	-1	10	
		Min	Max	Min	Max	Min	Max	
3.3 V TTL/CMOS	Input to PIA		0.0		0.0		0.0	ns
	Input to global clock and clear		0.0		0.0		0.0	ns
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns
2.5 V TTL/CMOS	Input to PIA		0.4		0.5		0.7	ns
	Input to global clock and clear		0.3		0.4		0.5	ns
	Input to fast input register		0.2		0.3		0.3	ns
	All outputs		0.2		0.3		0.3	ns
1.8 V TTL/CMOS	Input to PIA		0.7		1.0		1.3	ns
	Input to global clock and clear		0.6		0.8		1.0	ns
	Input to fast input register		0.5		0.6		0.8	ns
	All outputs		1.3		1.8		2.3	ns
SSTL-2 Class I	Input to PIA		1.5		2.0		2.7	ns
	Input to global clock and clear		1.4		1.9		2.5	ns
	Input to fast input register		1.1		1.5		2.0	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-2 Class II	Input to PIA		1.5		2.0		2.7	ns
	Input to global clock and clear		1.4		1.9		2.5	ns
	Input to fast input register		1.1		1.5		2.0	ns
	All outputs		-0.1		-0.1		-0.2	ns
SSTL-3 Class I	Input to PIA		1.4		1.9		2.5	ns
	Input to global clock and clear		1.2		1.6		2.2	ns
	Input to fast input register		1.0		1.4		1.8	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-3 Class II	Input to PIA		1.4		1.9		2.5	ns
	Input to global clock and clear		1.2		1.6		2.2	ns
	Input to fast input register		1.0		1.4		1.8	ns
	All outputs		0.0		0.0		0.0	ns
GTL+	Input to PIA		1.8		2.5		3.3	ns
	Input to global clock and clear		1.9		2.6		3.5	ns
	Input to fast input register		1.8		2.5		3.3	ns
	All outputs		0.0		0.0		0.0	ns

The I<sub>CCINT</sub> value depends on the switching frequency and the application logic. The I<sub>CCINT</sub> value is calculated with the following equation:

 $I_{CCINT} =$ 

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$ 

The parameters in this equation are:


MC <sub>TON</sub>	=	Number of macrocells with the Turbo Bit <sup>TM</sup> option turned
		on, as reported in the MAX+PLUS II Report File (.rpt)
MC <sub>DEV</sub>	=	Number of macrocells in the device
MC <sub>USED</sub>	=	Total number of macrocells in the design, as reported in
		the Report File
f <sub>MAX</sub>	=	Highest clock frequency to the device
tog <sub>LC</sub>	=	Average percentage of logic cells toggling at each clock
- 20		(typically 12.5%)
A, B, C	=	Constants, shown in Table 33

Table 33. MAX 7000B I <sub>CC</sub> Equation Constants			
Device	Α	В	C
EPM7032B	0.91	0.54	0.010
EPM7064B	0.91	0.54	0.012
EPM7128B	0.91	0.54	0.016
EPM7256B	0.91	0.54	0.017
EPM7512B	0.91	0.54	0.019

This calculation provides an  $I_{CC}$  estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.



Package outline not drawn to scale.



#### Figure 28. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 29. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



## Revision History

The information contained in the *MAX* 7000B Programmable Logic Device Family Data Sheet version 3.5 supersedes information published in previous versions.

#### Version 3.5

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.5:

■ Updated Figure 28.

## Version 3.4

The following changes were made to the *MAX* 7000B Programmable Logic Device Family Data Sheet version 3.4:

Updated text in the "Power Sequencing & Hot-Socketing" section.