

Welcome to E-XFL.COM

## Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### **Applications of Embedded - CPLDs**

## Details

E·XFI

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	2.375V ~ 2.625V
Number of Logic Elements/Blocks	2
Number of Macrocells	32
Number of Gates	600
Number of I/O	36
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	49-LFBGA
Supplier Device Package	49-UBGA (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7032buc49-7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPMs), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlaster<sup>TM</sup> serial/universal serial bus (USB) communications cable, and ByteBlasterMV<sup>TM</sup> parallel port download cable, as well as programming hardware from thirdparty manufacturers and any Jam<sup>TM</sup> STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File (.svf)-capable incircuit tester

MAX 7000B devices are high-density, high-performance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000B devices operate with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 303.0 MHz. See Table 2.

Table 2. MAX 7000B Speed Grades Note (1)									
Device		Speed Grade							
	-3	-3 -4 -5 -7 -10							
EPM7032B	$\checkmark$		$\checkmark$	$\checkmark$					
EPM7064B	~		$\checkmark$	$\checkmark$					
EPM7128B		$\checkmark$		$\checkmark$	$\checkmark$				
EPM7256B			$\checkmark$	$\checkmark$	$\checkmark$				
EPM7512B			$\checkmark$	$\checkmark$	$\checkmark$				

#### Notes:

 Contact Altera Marketing for up-to-date information on available device speed grades.

The MAX 7000B architecture supports 100% TTL emulation and highdensity integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000B devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, 0.8-mm Ultra FineLine BGA, PQFP, TQFP, and TQFP packages. See Table 3.

General

Description

## Macrocells

The MAX 7000B macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. Figure 2 shows the MAX 7000B macrocell.




Figure 2. MAX 7000B Macrocell

Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells




Figure 5. MAX 7000B PIA Routing

While the routing delays of channel-based routing schemes in masked or field-programmable gate arrays (FPGAs) are cumulative, variable, and path-dependent, the MAX 7000B PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

## I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or  $V_{CC}$ . Figure 6 shows the I/O control block for MAX 7000B devices. The I/O control block has six or ten global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

## Programming a Single MAX 7000B Device

The time required to program a single MAX 7000B device in-system can be calculated from the following formula:

<sup>t</sup> PROG	= t <sub>PPULSE</sub> +	<sup>Cycle</sup> ртск f <sub>TCK</sub>
where:	t <sub>PROG</sub> t <sub>PPULSE</sub>	<ul><li>Programming time</li><li>Sum of the fixed times to erase, program, and verify the EEPROM cells</li></ul>
	Cycle <sub>PTCK</sub> f <sub>TCK</sub>	<ul><li>Number of TCK cycles to program a device</li><li>TCK frequency</li></ul>

The ISP times for a stand-alone verification of a single MAX 7000B device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + \frac{C_2}{2}$	<sup>JCle</sup> VTCK <sup>f</sup> TCK
where: $t_{VER}$ $t_{VPULSE}$ $Cycle_{VTCK}$	<ul><li>= Verify time</li><li>= Sum of the fixed times to verify the EEPROM cells</li><li>= Number of TCK cycles to verify a device</li></ul>

# Programmable Speed/Power Control

Output

Configuration

MAX 7000B devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more, because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000B device for either high-speed or low-power operation. As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{ACL}$ ,  $t_{CPPW}$ ,  $t_{EN}$ , and  $t_{SEXP}$  parameters.

MAX 7000B device outputs can be programmed to meet a variety of system-level requirements.

# MultiVolt I/O Interface

The MAX 7000B device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000B devices to connect to systems with differing supply voltages. MAX 7000B devices in all packages can be set for 3.3-V, 2.5-V, or 1.8-V pin operation. These devices have one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V, 2.5-V, or 1.8-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 1.8-V power supply, the output levels are compatible with 1.8-V systems. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels of 2.5 V or 1.8 V incur a nominal timing delay adder.

Table 10 describes the MAX 7000B MultiVolt I/O support.

## Programmable Pull-Up Resistor

Each MAX 7000B device I/O pin provides an optional programmable pull-up resistor during user mode. When this feature is enabled for an I/O pin, the pull-up resistor (typically 50 k<sup>3</sup>/<sub>4</sub>) weakly holds the output to  $V_{CCIO}$  level.

## Bus Hold

Each MAX 7000B device I/O pin provides an optional bus-hold feature. When this feature is enabled for an I/O pin, the bus-hold circuitry weakly holds the signal at its last driven state. By holding the last driven state of the pin until the next input signals is present, the bus-hold feature can eliminate the need to add external pull-up or pull-down resistors to hold a signal level when the bus is tri-stated. The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. This feature can be selected individually for each I/O pin. The bus-hold output will drive no higher than  $V_{CCIO}$  to prevent overdriving signals. The propagation delays through the input and output buffers in MAX 7000B devices are not affected by whether the bus-hold feature is enabled or disabled.

The bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance ( $R_{BH}$ ) of approximately 8.5 k<sup>3</sup>/<sub>4</sub>. Table 12 gives specific sustaining current that will be driven through this resistor and overdrive current that will identify the next driven input level. This information is provided for each VCCIO voltage level.


Table 12. Bus Hold Parameters								
Parameter	Conditions		VCCIO Level					Units
		1.8	8 V	2.5 V		3.3 V		
		Min	Max	Min	Max	Min	Max	
Low sustaining current	$V_{IN} > V_{IL} (max)$	30		50		70		μΑ
High sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (min)	-30		-50		-70		μA
Low overdrive current	$0 V < V_{IN} < V_{CCIO}$		200		300		500	μΑ
High overdrive current	$0 V < V_{IN} < V_{CCIO}$		-295		-435		-680	μA

The bus-hold circuitry is active only during user operation. At power-up, the bus-hold circuit initializes its initial hold value as  $V_{CC}$  approaches the recommended operation conditions. When transitioning from ISP to User Mode with bus hold enabled, the bus-hold circuit captures the value present on the pin at the end of programming.

Two inverters implement the bus-hold circuitry in a loop that weakly drives back to the I/O pin in user mode.

Figure 10 shows a block diagram of the bus-hold circuit.

### Figure 10. Bus-Hold Circuit



# PCI Compatibility

MAX 7000B devices are compatible with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision 2.2* except for the clamp diode. While having multiple clamp diodes on a signal trace may be redundant, designers can add an external clamp diode to meet the specification. Table 13 shows the MAX 7000B device speed grades that meet the PCI timing specifications.


Table 13. MAX 7000B Device Speed Grades that Meet PCI Timing     Specifications						
Device	Specification					
	33-MHz PCI	66-MHz PCI				
EPM7032B	All speed grades	-3				
EPM7064B	All speed grades	-3				
EPM7128B	All speed grades	-4				
EPM7256B	All speed grades	-5 (1)				
EPM7512B	All speed grades	-5 (1)				

#### Note:

(1) The EPM7256B and EPM7512B devices in a -5 speed grade meet all PCI timing specifications for 66-MHz operation except the Input Setup Time to CLK—Bused Signal parameter. However, these devices are within 1 ns of that parameter. EPM7256B and EPM7512B devices meet all other 66-MHz PCI timing specifications.

Power Sequencing & Hot-Socketing	Because MAX 7000B devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{\rm CCIO}$ and $\rm V_{\rm CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000B devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000B devices do not drive out during power-up. Once operating conditions are reached, MAX 7000B devices operate as specified by the user.
	MAX 7000B device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 4.1 V during hot-socketing.
Design Security	All MAX 7000B devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security, because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000B devices are fully functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 11. Test patterns can be used and then erased during early stages of the production flow.

### Figure 11. MAX 7000B AC Test Conditions



# Operating Conditions

Tables 14 through 17 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000B devices.

Table 1	Table 14. MAX 7000B Device Absolute Maximum Ratings   Note (1)								
Symbol	Parameter	Conditions	Min	Max	Unit				
V <sub>CCINT</sub>	Supply voltage		-0.5	3.6	V				
V <sub>CCIO</sub>	Supply voltage		-0.5	3.6	V				
VI	DC input voltage	(2)	-2.0	4.6	V				
I <sub>OUT</sub>	DC output current, per pin		-33	50	mA				
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C				
T <sub>A</sub>	Ambient temperature	Under bias	-65	135	°C				
TJ	Junction temperature	Under bias	-65	135	°C				

0hl	De vie vie et e vi	0	B.4.1	Maria	11
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(10)	2.375	2.625	V
V <sub>CCIO</sub>	Supply voltage for output drivers, 3.3-V operation		3.0	3.6	V
	Supply voltage for output drivers, 2.5-V operation		2.375	2.625	V
	Supply voltage for output drivers, 1.8-V operation		1.71	1.89	
V <sub>CCISP</sub>	Supply voltage during in-system programming		2.375	2.625	V
VI	Input voltage	(3)	-0.5	3.9	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>A</sub>	Ambient temperature	For commercial use	0	70	°C
		For industrial use (11)	-40	85	°C
TJ	Junction temperature	For commercial use	0	90	°C
		For industrial use (11)	-40	105	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	High-level input voltage for 3.3-V TTL/CMOS		2.0	3.9	V
	High-level input voltage for 2.5-V TTL/CMOS		1.7	3.9	V
V <sub>IL</sub>	High-level input voltage for 1.8-V TTL/CMOS		0.65 × V <sub>CCIO</sub>	3.9	V
V <sub>IL</sub>	Low-level input voltage for 3.3-V TTL/CMOS and PCI compliance		-0.5	0.8	V
	Low-level input voltage for 2.5-V TTL/CMOS		-0.5	0.7	V
	Low-level input voltage for 1.8-V TTL/CMOS		-0.5	$0.35 \times V_{CCIO}$	
V <sub>OH</sub>	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (5)$	2.4		V
-	3.3-V high-level CMOS output voltage	$I_{OH}$ = -0.1 mA DC, $V_{CCIO}$ = 3.00 V (5)	V <sub>CCIO</sub> - 0.2		V
	2.5-V high-level output voltage	$I_{OH}$ = -100 µA DC, $V_{CCIO}$ = 2.30 V (5)	2.1		V
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V} (5)$	2.0		V
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V} (5)$	1.7		V
	$\begin{array}{ c c c c c } \hline TTL/CMOS & V_{CCIO} & V_{CCIO} & V_{CCIO} & V_{CCIO} & -0.5 & V_{TTL/CMOS and PCI compliance} & -0.5 &$		V		
$V_{IH} \begin{array}{c} \mbox{High-level input voltage for 3.3-V} \\ \hline TTL/CMOS \\ \hline High-level input voltage for 2.5-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 3.3-V \\ TTL/CMOS \\ \hline High-level input voltage for 3.3-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level input voltage for 1.8-V \\ TTL/CMOS \\ \hline High-level CMOS output voltage \\ \hline I_{OH} = -0.1 \text{ mA DC, } V_{CCIO} = 3.00 \text{ V} (5) \\ \hline I_{OH} = -1 \text{ mA DC, } V_{CCIO} = 3.00 \text{ V} (5) \\ \hline I_{OH} = -1 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (5) \\ \hline I_{OH} = -2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (5) \\ \hline I_{OH} = -2 \text{ mA DC, } V_{CCIO} = 3.00 \text{ V} (6) \\ \hline I_{OL} = 1 \text{ mA DC, } V_{CCIO} = 3.00 \text{ V} (6) \\ \hline I_{OL} = 1 \text{ mA DC, } V_{CCIO} = 3.00 \text{ V} (6) \\ \hline I_{OL} = 1 \text{ mA DC, } V_{CCIO} = 3.00 \text{ V} (6) \\ \hline I_{OL} = 1 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 1 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 2.30 \text{ V} (6) \\ \hline I_{OL} = 2 \text{ mA DC, } V_{CCIO} = 1.7 \text{ V} (6) \\ \hline \end{array}$		0.4	V		
	-	$I_{OL}$ = 0.1 mA DC, $V_{CCIO}$ = 3.00 V (6)		0.2	V
	$I_{OL}$ = 100 $\mu$ A DC, $V_{CCIO}$ = 2.30 V (6)		0.2	V	
		$I_{OL}$ = 1 mA DC, $V_{CCIO}$ = 2.30 V (6)		0.4	V
		$I_{OL}$ = 2 mA DC, $V_{CCIO}$ = 2.30 V (6)		0.7	V
	1.8-V low-level output voltage	$I_{OL}$ = 2 mA DC, $V_{CCIO}$ = 1.7 V (6)		0.4	V
1	Input leakage current	$V_{I} = -0.5$ to 3.9 V (7)	-10	10	μA
loz	Tri-state output off-state current	$V_{I} = -0.5$ to 3.9 V (7)	-10	10	μA
RISP		V <sub>CCIO</sub> = 1.7 to 3.6 V (8)	20	74	k¾

Figure 12 shows the typical output drive characteristics of MAX 7000B devices.




Figure 12. Output Drive Characteristics of MAX 7000B Devices

Symbol	Parameter	Conditions	Speed Grade						
			-	3	-5		-	7	1
			Min	Max	Min	Max	Min	Max	-
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF (2)		3.5		5.0		7.5	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF (2)		3.5		5.0		7.5	ns
t <sub>SU</sub>	Global clock setup time	(2)	2.1		3.0		4.5		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		1.0		1.0		1.5		ns
t <sub>FH</sub>	Global clock hold time of fast input		1.0		1.0		1.0		ns
t <sub>FZHSU</sub>	Global clock setup time of fast input with zero hold time		2.0		2.5		3.0		ns
t <sub>FZHH</sub>	Global clock hold time of fast input with zero hold time		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	2.4	1.0	3.4	1.0	5.0	ns
t <sub>CH</sub>	Global clock high time		1.5		2.0		3.0		ns
t <sub>CL</sub>	Global clock low time		1.5		2.0		3.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	0.9		1.3		1.9		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.6		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	3.6	1.0	5.1	1.0	7.6	ns
t <sub>ACH</sub>	Array clock high time		1.5		2.0		3.0		ns
t <sub>ACL</sub>	Array clock low time		1.5		2.0		3.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset		1.5		2.0		3.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		3.3		4.7		7.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (3)	303.0		212.8		142.9		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		3.3		4.7		7.0	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (3)	303.0		212.8		142.9		MHz

Table 26. EPM7128B Selectable I/O Standard Timing Adder Delays (Part 2 of 2)   Note (1)									
I/O Standard	Parameter		Speed Grade					Unit	
		-4		-7 -1		0			
		Min	Max	Min	Max	Min	Max		
PCI	Input to PIA		0.0		0.0		0.0	ns	
	Input to global clock and clear		0.0		0.0		0.0	ns	
	Input to fast input register		0.0		0.0		0.0	ns	
	All outputs		0.0		0.0		0.0	ns	

#### Notes to tables:

(1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.

(3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(4) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{ACL}$ ,  $t_{CPPW}$ ,  $t_{EN}$ , and  $t_{SEXP}$  parameters for macrocells running in low-power mode.

Symbol	Parameter	Conditions	Speed Grade						
			-5		-7		-10		
			Min	Max	Min	Max	Min	Max	1
t <sub>PD1</sub>	Input to non-registered output	C1 = 35 pF (2)		5.0		7.5		10.0	ns
t <sub>PD2</sub>	I/O input to non-registered output	C1 = 35 pF (2)		5.0		7.5		10.0	ns
Global clock setup time		(2)	3.3		4.8		6.6		ns
t <sub>H</sub> Global clock hold time		(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		1.0		1.5		1.5		ns
t <sub>FH</sub>	Global clock hold time for fast input		1.0		1.0		1.0		ns
t <sub>FZHSU</sub>	Global clock setup time of fast input with zero hold time		2.5		3.0		3.0		ns
t <sub>FZHH</sub>	Global clock hold time of fast input with zero hold time		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.3	1.0	5.1	1.0	6.7	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.4		2.0		2.8		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.4		0.8		1.0		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	5.2	1.0	7.9	1.0	10.5	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset		2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		5.3		7.9		10.6	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (3)	188.7		126.6		94.3		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		5.3		7.9		10.6	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (3)	188.7		126.6		94.3		MHz

Symbol	Parameter	Conditions	Speed Grade						
			-5		-7		-10		
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.3		0.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.3		0.5	ns
t <sub>FIN</sub>	Fast input delay			2.2		3.2		4.0	ns
t <sub>FIND</sub>	Programmable delay adder for fast input			1.5		1.5		1.5	ns
t <sub>SEXP</sub>	Shared expander delay			1.5		2.1		2.7	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.5		0.7	ns
t <sub>LAD</sub>	Logic array delay			1.7		2.3		3.0	ns
t <sub>LAC</sub>	Logic control array delay			1.5		2.0		2.6	ns
t <sub>IOE</sub>	Internal output enable delay			0.1		0.2		0.2	ns
t <sub>OD1</sub>	Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.9		1.2		1.6	ns
t <sub>OD3</sub>	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.9		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		2.8		3.8		5.0	ns
t <sub>ZX3</sub>	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		7.8		8.8		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		2.8		3.8		5.0	ns
t <sub>SU</sub>	Register setup time		1.5		2.0		2.6		ns
t <sub>H</sub>	Register hold time		0.4		0.5		0.7		ns
t <sub>FSU</sub>	Register setup time of fast input		0.8		1.1		1.1		ns
t <sub>FH</sub>	Register hold time of fast input		1.2		1.4		1.4		ns
t <sub>RD</sub>	Register delay			0.5		0.7		1.0	ns
t <sub>COMB</sub>	Combinatorial delay			0.2		0.3		0.4	ns
t <sub>IC</sub>	Array clock delay			1.8		2.4		3.1	ns
t <sub>EN</sub>	Register enable time			1.5		2.0		2.6	ns
t <sub>GLOB</sub>	Global control delay			2.0		2.8		3.6	ns
t <sub>PRE</sub>	Register preset time			1.0		1.4		1.9	ns
t <sub>CLR</sub>	Register clear time			1.0		1.4		1.9	ns
t <sub>PIA</sub>	PIA delay	(2)		2.4		3.4		4.5	ns
t <sub>LPA</sub>	Low-power adder	(4)	1	2.0	1	2.7		3.6	ns

I/O Standard	Parameter	Speed Grade						Unit
		-5		-7		-10		-
		Min	Max	Min	Max	Min	Max	1
3.3 V TTL/CMOS	Input to PIA		0.0		0.0		0.0	ns
	Input to global clock and clear		0.0		0.0		0.0	ns
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns
2.5 V TTL/CMOS	Input to PIA		0.4		0.5		0.7	ns
	Input to global clock and clear		0.3		0.4		0.5	ns
	Input to fast input register		0.2		0.3		0.3	ns
	All outputs		0.2		0.3		0.3	ns
1.8 V TTL/CMOS	Input to PIA		0.7		1.0		1.3	ns
	Input to global clock and clear		0.6		0.8		1.0	ns
	Input to fast input register		0.5		0.6		0.8	ns
	All outputs		1.3		1.8		2.3	ns
SSTL-2 Class I	Input to PIA		1.5		2.0		2.7	ns
	Input to global clock and clear		1.4		1.9		2.5	ns
	Input to fast input register		1.1		1.5		2.0	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-2 Class II	Input to PIA		1.5		2.0		2.7	ns
	Input to global clock and clear		1.4		1.9		2.5	ns
	Input to fast input register		1.1		1.5		2.0	ns
	All outputs		-0.1		-0.1		-0.2	ns
SSTL-3 Class I	Input to PIA		1.4		1.9		2.5	ns
	Input to global clock and clear		1.2		1.6		2.2	ns
	Input to fast input register		1.0		1.4		1.8	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-3 Class II	Input to PIA		1.4		1.9		2.5	ns
	Input to global clock and clear		1.2		1.6		2.2	ns
	Input to fast input register		1.0		1.4		1.8	ns
	All outputs		0.0		0.0		0.0	ns
GTL+	Input to PIA		1.8		2.5		3.3	ns
	Input to global clock and clear		1.9		2.6		3.5	ns
	Input to fast input register		1.8		2.5		3.3	ns
	All outputs		0.0		0.0		0.0	ns





Figure 15. I<sub>CC</sub> vs. Frequency for EPM7032B Devices






# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 20 through 29 show the package pin-out diagrams for MAX 7000B devices.



Package outlines not drawn to scale.



### Figure 23. 100-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 24. 100-Pin FineLine BGA Package Pin-Out Diagram

