
E·XFL

Altera - EPM7128BFC256-10 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|---|
| Product Status | Active |
| Programmable Type | EE PLD |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 2.375V ~ 2.625V |
| Number of Logic Elements/Blocks | 8 |
| Number of Macrocells | 128 |
| Number of Gates | 2500 |
| Number of I/O | 100 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7128bfc256-10 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera Compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8, and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 4. MAX 7000B Parallel Expanders



Unused product terms in a macrocell can be allocated to a neighboring macrocell.

Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000B dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.




Figure 5. MAX 7000B PIA Routing

While the routing delays of channel-based routing schemes in masked or field-programmable gate arrays (FPGAs) are cumulative, variable, and path-dependent, the MAX 7000B PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 7000B devices. The I/O control block has six or ten global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

In-System Programmability (ISP)

MAX 7000B devices can be programmed in-system via an industrystandard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000B architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 2.5-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k³/₄.

MAX 7000B devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP_Done bit that provides safe operation when in-system programming is interrupted. This ISP_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000B devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster communications cable, and the ByteBlasterMV parallel port download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000B devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a pre-defined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000B devices can be programmed with either an adaptive or constant (non-adaptive) algorithm.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD-71, can be used to program MAX 7000B devices with in-circuit testers, PCs, or embedded processors.

For more information on using the Jam language, see *Application Note 88* (Using the Jam Language for ISP & ICR via an Embedded Processor) and Application Note 122 (Using STAPL for ISP & ICR via an Embedded Processor).

The ISP circuitry in MAX 7000B devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000B Device

The time required to program a single MAX 7000B device in-system can be calculated from the following formula:

| ^t PROG | = t _{PPULSE} + | ^{Cycle} ртск f _{TCK} |
|-------------------|---|--|
| where: | t _{PROG} t _{PPULSE} | Programming timeSum of the fixed times to erase, program, and verify the EEPROM cells |
| | Cycle _{PTCK} f _{TCK} | Number of TCK cycles to program a deviceTCK frequency |

The ISP times for a stand-alone verification of a single MAX 7000B device can be calculated from the following formula:

| $t_{VER} = t_{VPULSE} + \frac{C_2}{2}$ | ^{JCle} VTCK ^f TCK |
|--|---|
| where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$ | = Verify time= Sum of the fixed times to verify the EEPROM cells= Number of TCK cycles to verify a device |

MAX 7000B devices contain two I/O banks. Both banks support all standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Within a bank, any one of the terminated standards can be supported.

Figure 9 shows the arrangement of the MAX 7000B I/O banks.

Programmable I/O Banks

Figure 9. MAX 7000B I/O Banks for Various Advanced I/O Standards

Table 11 shows which macrocells have pins in each I/O bank.

| Table 11. Macrocell Pins Contained in Each I/O Bank | | | | | | | | | |
|---|----------------|------------------|--|--|--|--|--|--|--|
| Device | Bank 1 | Bank 2 | | | | | | | |
| EPM7032B | 1-16 | 17-32 | | | | | | | |
| EPM7064B | 1-32 | 33-64 | | | | | | | |
| EPM7128B | 1-64 | 65-128 | | | | | | | |
| EPM7256B | 1-128, 177-181 | 129-176, 182-256 | | | | | | | |
| EPM7512B | 1-265 | 266-512 | | | | | | | |

Each MAX 7000B device has two VREF pins. Each can be set to a separate V_{REF} level. Any I/O pin that uses one of the voltage-referenced standards (GTL+, SSTL-2, or SSTL-3) may use either of the two VREF pins. If these pins are not required as VREF pins, they may be individually programmed to function as user I/O pins.

Programmable Pull-Up Resistor

Each MAX 7000B device I/O pin provides an optional programmable pull-up resistor during user mode. When this feature is enabled for an I/O pin, the pull-up resistor (typically 50 k³/₄) weakly holds the output to V_{CCIO} level.

Bus Hold

Each MAX 7000B device I/O pin provides an optional bus-hold feature. When this feature is enabled for an I/O pin, the bus-hold circuitry weakly holds the signal at its last driven state. By holding the last driven state of the pin until the next input signals is present, the bus-hold feature can eliminate the need to add external pull-up or pull-down resistors to hold a signal level when the bus is tri-stated. The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. This feature can be selected individually for each I/O pin. The bus-hold output will drive no higher than V_{CCIO} to prevent overdriving signals. The propagation delays through the input and output buffers in MAX 7000B devices are not affected by whether the bus-hold feature is enabled or disabled.

The bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance (R_{BH}) of approximately 8.5 k³/₄. Table 12 gives specific sustaining current that will be driven through this resistor and overdrive current that will identify the next driven input level. This information is provided for each VCCIO voltage level.

| Table 12. Bus Hold Parameters | | | | | | | | | | | |
|-------------------------------|---|-----|-------------------|-------|-------|-----|-------|-------|--|--|--|
| Parameter | Conditions | | | VCCIO | Level | | | Units | | | |
| | | 1.8 | 1.8 V 2.5 V 3.3 V | | 2.5 V | | 3.3 V | | | | |
| | | Min | Max | Min | Max | Min | Max | | | | |
| Low sustaining current | $V_{IN} > V_{IL} (max)$ | 30 | | 50 | | 70 | | μΑ | | | |
| High sustaining current | V _{IN} < V _{IH} (min) | -30 | | -50 | | -70 | | μA | | | |
| Low overdrive current | $0 V < V_{IN} < V_{CCIO}$ | | 200 | | 300 | | 500 | μΑ | | | |
| High overdrive current | $0 V < V_{IN} < V_{CCIO}$ | | -295 | | -435 | | -680 | μA | | | |

The bus-hold circuitry is active only during user operation. At power-up, the bus-hold circuit initializes its initial hold value as V_{CC} approaches the recommended operation conditions. When transitioning from ISP to User Mode with bus hold enabled, the bus-hold circuit captures the value present on the pin at the end of programming.


| Power Sequencing & Hot-Socketing | Because MAX 7000B devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{\rm CCIO}$ and $\rm V_{\rm CCINT}$ power planes can be powered in any order. |
|--|---|
| | Signals can be driven into MAX 7000B devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000B devices do not drive out during power-up. Once operating conditions are reached, MAX 7000B devices operate as specified by the user. |
| | MAX 7000B device I/O pins will not source or sink more than 300 μA of DC current during power-up. All pins can be driven up to 4.1 V during hot-socketing. |
| Design Security | All MAX 7000B devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security, because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed. |
| Generic Testing | MAX 7000B devices are fully functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 11. Test patterns can be used and then erased during early stages of the production flow. |

| 0hl | De vie vie et e vi | 0 | B.4.1 | Maria | 11 |
|--------------------|---|-------------------------|-------|-------------------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V _{CCINT} | Supply voltage for internal logic and input buffers | (10) | 2.375 | 2.625 | V |
| V _{CCIO} | Supply voltage for output drivers, 3.3-V operation | | 3.0 | 3.6 | V |
| | Supply voltage for output drivers, 2.5-V operation | | 2.375 | 2.625 | V |
| | Supply voltage for output drivers, 1.8-V operation | | 1.71 | 1.89 | V |
| V _{CCISP} | Supply voltage during in-system programming | | 2.375 | 2.625 | V |
| VI | Input voltage | (3) | -0.5 | 3.9 | V |
| Vo | Output voltage | | 0 | V _{CCIO} | V |
| T _A | Ambient temperature | For commercial use | 0 | 70 | °C |
| | | For industrial use (11) | -40 | 85 | °C |
| TJ | Junction temperature | For commercial use | 0 | 90 | °C |
| | | For industrial use (11) | -40 | 105 | °C |
| t _R | Input rise time | | | 40 | ns |
| t _F | Input fall time | | | 40 | ns |

Timing Model

MAX 7000B device timing can be analyzed with the Altera software, with a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 13. MAX 7000B devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The Altera software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

Figure 13. MAX 7000B Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 14 shows the timing relationship between internal and external delay parameters.



See *Application Note 94* (*Understanding MAX 7000 Timing*) for more information.

| Symbol | Parameter | Conditions | | Speed Grade | | | | | | |
|--------------------|---|----------------|-------|-------------|-------|-----|-------|-----|-----|--|
| | | | - | -3 | | 5 | -7 | | 1 | |
| | | | Min | Max | Min | Max | Min | Max | - | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 3.5 | | 5.0 | | 7.5 | ns | |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF (2) | | 3.5 | | 5.0 | | 7.5 | ns | |
| t _{SU} | Global clock setup time | (2) | 2.1 | | 3.0 | | 4.5 | | ns | |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{FSU} | Global clock setup time of fast input | | 1.0 | | 1.0 | | 1.5 | | ns | |
| t _{FH} | Global clock hold time of fast input | | 1.0 | | 1.0 | | 1.0 | | ns | |
| t _{FZHSU} | Global clock setup time of fast input with zero hold time | | 2.0 | | 2.5 | | 3.0 | | ns | |
| t _{FZHH} | Global clock hold time of fast input with zero hold time | | 0.0 | | 0.0 | | 0.0 | | ns | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 2.4 | 1.0 | 3.4 | 1.0 | 5.0 | ns | |
| t _{CH} | Global clock high time | | 1.5 | | 2.0 | | 3.0 | | ns | |
| t _{CL} | Global clock low time | | 1.5 | | 2.0 | | 3.0 | | ns | |
| t _{ASU} | Array clock setup time | (2) | 0.9 | | 1.3 | | 1.9 | | ns | |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | 0.6 | | ns | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 3.6 | 1.0 | 5.1 | 1.0 | 7.6 | ns | |
| t _{ACH} | Array clock high time | | 1.5 | | 2.0 | | 3.0 | | ns | |
| t _{ACL} | Array clock low time | | 1.5 | | 2.0 | | 3.0 | | ns | |
| t _{CPPW} | Minimum pulse width for clear and preset | | 1.5 | | 2.0 | | 3.0 | | ns | |
| t _{CNT} | Minimum global clock period | (2) | | 3.3 | | 4.7 | | 7.0 | ns | |
| f _{CNT} | Maximum internal global clock frequency | (2), (3) | 303.0 | | 212.8 | | 142.9 | | MHz | |
| t _{acnt} | Minimum array clock period | (2) | | 3.3 | | 4.7 | | 7.0 | ns | |
| f _{acnt} | Maximum internal array clock frequency | (2), (3) | 303.0 | | 212.8 | | 142.9 | | MHz | |

| I/O Standard | Parameter | Speed Grade | | | | | | Unit |
|-----------------|---------------------------------|-------------|------|-----|------|-----|------|------|
| | | -3 | | -5 | | -7 | | |
| | | Min | Max | Min | Max | Min | Max | |
| 3.3 V TTL/CMOS | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| 2.5 V TTL/CMOS | Input to PIA | | 0.3 | | 0.4 | | 0.6 | ns |
| | Input to global clock and clear | | 0.3 | | 0.4 | | 0.6 | ns |
| | Input to fast input register | | 0.2 | | 0.3 | | 0.4 | ns |
| | All outputs | | 0.2 | | 0.3 | | 0.4 | ns |
| 1.8 V TTL/CMOS | Input to PIA | | 0.5 | | 0.7 | | 1.1 | ns |
| | Input to global clock and clear | | 0.5 | | 0.7 | | 1.1 | ns |
| | Input to fast input register | | 0.4 | | 0.6 | | 0.9 | ns |
| | All outputs | | 1.2 | | 1.7 | | 2.6 | ns |
| SSTL-2 Class I | Input to PIA | | 1.3 | | 1.9 | | 2.8 | ns |
| | Input to global clock and clear | | 1.2 | | 1.7 | | 2.6 | ns |
| | Input to fast input register | | 0.9 | | 1.3 | | 1.9 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-2 Class II | Input to PIA | | 1.3 | | 1.9 | | 2.8 | ns |
| | Input to global clock and clear | | 1.2 | | 1.7 | | 2.6 | ns |
| | Input to fast input register | | 0.9 | | 1.3 | | 1.9 | ns |
| | All outputs | | -0.1 | | -0.1 | | -0.2 | ns |
| SSTL-3 Class I | Input to PIA | | 1.2 | | 1.7 | | 2.6 | ns |
| | Input to global clock and clear | | 0.9 | | 1.3 | | 1.9 | ns |
| | Input to fast input register | | 0.8 | | 1.1 | | 1.7 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-3 Class II | Input to PIA | | 1.2 | | 1.7 | | 2.6 | ns |
| | Input to global clock and clear | | 0.9 | | 1.3 | | 1.9 | ns |
| | Input to fast input register | | 0.8 | | 1.1 | | 1.7 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| GTL+ | Input to PIA | | 1.6 | | 2.3 | | 3.4 | ns |
| | Input to global clock and clear | | 1.6 | Ì | 2.3 | | 3.4 | ns |
| | Input to fast input register | | 1.5 | | 2.1 | | 3.2 | ns |
| | All outputs | | 0.0 | l | 0.0 | | 0.0 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | Unit |
|-------------------|--|------------|-------------|-----|-----|-----|-----|-----|------|
| | | | - | 4 | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | 1 |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.6 | | 0.8 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.6 | | 0.8 | ns |
| t _{FIN} | Fast input delay | | | 1.3 | | 2.9 | | 3.7 | ns |
| t _{FIND} | Programmable delay adder for fast input | | | 1.0 | | 1.5 | | 1.5 | ns |
| t _{SEXP} | Shared expander delay | | | 1.5 | | 2.8 | | 3.8 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.8 | | 1.0 | ns |
| t _{LAD} | Logic array delay | | | 1.6 | | 2.9 | | 3.8 | ns |
| t _{LAC} | Logic control array delay | | | 1.4 | | 2.6 | | 3.4 | ns |
| t _{IOE} | Internal output enable delay | | | 0.1 | | 0.3 | | 0.4 | ns |
| t _{OD1} | Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3 V$ | C1 = 35 pF | | 0.9 | | 1.7 | | 2.2 | ns |
| t _{OD3} | Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF | | 5.9 | | 6.7 | | 7.2 | ns |
| t _{ZX1} | Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 1.8 | | 3.3 | | 4.4 | ns |
| t _{ZX3} | Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF | | 6.8 | | 8.3 | | 9.4 | ns |
| t _{XZ} | Output buffer disable delay | C1 = 5 pF | | 1.8 | | 3.3 | | 4.4 | ns |
| t _{SU} | Register setup time | | 1.0 | | 1.9 | | 2.6 | | ns |
| t _H | Register hold time | | 0.4 | | 0.8 | | 1.1 | | ns |
| t _{FSU} | Register setup time of fast input | | 0.8 | | 0.9 | | 0.9 | | ns |
| t _{FH} | Register hold time of fast input | | 1.2 | | 1.6 | | 1.6 | | ns |
| t _{RD} | Register delay | | | 0.5 | | 1.1 | | 1.4 | ns |
| t _{COMB} | Combinatorial delay | | | 0.2 | | 0.3 | | 0.4 | ns |
| t _{IC} | Array clock delay | | | 1.4 | | 2.8 | | 3.6 | ns |
| t _{EN} | Register enable time | | | 1.4 | | 2.6 | | 3.4 | ns |
| t _{GLOB} | Global control delay | | | 1.1 | | 2.3 | | 3.1 | ns |
| t _{PRE} | Register preset time | | 1 | 1.0 | | 1.9 | | 2.6 | ns |
| t _{CLR} | Register clear time | | | 1.0 | | 1.9 | | 2.6 | ns |
| t _{PIA} | PIA delay | (2) | 1 | 1.0 | | 2.0 | | 2.8 | ns |
| t _{LPA} | Low-power adder | (4) | | 1.5 | | 2.8 | | 3.8 | ns |

| I/O Standard | Parameter | Speed Grade | | | | | | Unit |
|-----------------|---------------------------------|-------------|------|-----|------|-----|------|------|
| | | - | -4 | | 7 | -10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| 3.3 V TTL/CMOS | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| 2.5 V TTL/CMOS | Input to PIA | | 0.3 | | 0.6 | | 0.8 | ns |
| | Input to global clock and clear | | 0.3 | | 0.6 | | 0.8 | ns |
| | Input to fast input register | | 0.2 | | 0.4 | | 0.5 | ns |
| | All outputs | | 0.2 | | 0.4 | | 0.5 | ns |
| 1.8 V TTL/CMOS | Input to PIA | | 0.5 | | 0.9 | | 1.3 | ns |
| | Input to global clock and clear | | 0.5 | | 0.9 | | 1.3 | ns |
| | Input to fast input register | | 0.4 | | 0.8 | | 1.0 | ns |
| | All outputs | | 1.2 | | 2.3 | | 3.0 | ns |
| SSTL-2 Class I | Input to PIA | | 1.4 | | 2.6 | | 3.5 | ns |
| | Input to global clock and clear | | 1.2 | | 2.3 | | 3.0 | ns |
| | Input to fast input register | | 1.0 | | 1.9 | | 2.5 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-2 Class II | Input to PIA | | 1.4 | | 2.6 | | 3.5 | ns |
| | Input to global clock and clear | | 1.2 | | 2.3 | | 3.0 | ns |
| | Input to fast input register | | 1.0 | | 1.9 | | 2.5 | ns |
| | All outputs | | -0.1 | | -0.2 | | -0.3 | ns |
| SSTL-3 Class I | Input to PIA | | 1.3 | | 2.4 | | 3.3 | ns |
| | Input to global clock and clear | | 1.0 | | 1.9 | | 2.5 | ns |
| | Input to fast input register | | 0.9 | | 1.7 | | 2.3 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-3 Class II | Input to PIA | | 1.3 | | 2.4 | | 3.3 | ns |
| | Input to global clock and clear | | 1.0 | | 1.9 | | 2.5 | ns |
| | Input to fast input register | | 0.9 | 1 | 1.7 | | 2.3 | ns |
| | All outputs | | 0.0 | 1 | 0.0 | | 0.0 | ns |
| GTL+ | Input to PIA | | 1.7 | | 3.2 | | 4.3 | ns |
| | Input to global clock and clear | | 1.7 | | 3.2 | | 4.3 | ns |
| | Input to fast input register | | 1.6 | 1 | 3.0 | | 4.0 | ns |
| | All outputs | | 0.0 | 1 | 0.0 | | 0.0 | ns |

| Table 26. EPM7128B Selectable I/O Standard Timing Adder Delays (Part 2 of 2) Note (1) | | | | | | | | | | | |
|---|---------------------------------|-------|---------------|-----|-----|-----|-----|----|--|--|--|
| I/O Standard | Parameter | | Speed Grade U | | | | | | | | |
| | | -4 -7 | | 7 | -10 | | | | | | |
| | | Min | Max | Min | Max | Min | Max | | | | |
| PCI | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | | | |

Notes to tables:

(1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.

(3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

| Table 29. EPM7256B Selectable I/O Standard Timing Adder Delays (Part 2 of 2) Note (1) | | | | | | | | | | | |
|---|---------------------------------|-------------|-----|-----|-----|-----|-----|------|--|--|--|
| I/O Standard | Parameter | Speed Grade | | | | | | Unit | | | |
| | | -5 | | -7 | | -10 | | | | | |
| | | Min | Max | Min | Max | Min | Max | | | | |
| PCI | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | | | |

Notes to tables:

(1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.

(3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

| Table 32. EPM7512B Selectable I/O Standard Timing Adder Delays (Part 2 of 2) Note (1) | | | | | | | | | | | |
|---|---------------------------------|-------------|-----|-----|-----|-----|-----|------|--|--|--|
| I/O Standard | Parameter | Speed Grade | | | | | | Unit | | | |
| | | -5 | | -7 | | -10 | | | | | |
| | | Min | Max | Min | Max | Min | Max | | | | |
| PCI | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns | | | |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns | | | |

Notes to tables:

(1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.

(2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.12 ns to the PIA timing value.

(3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.

(4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 7000B devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).





Figure 15. I_{CC} vs. Frequency for EPM7032B Devices









Figure 17. I_{CC} vs. Frequency for EPM7128B Devices








Figure 19. I_{CC} vs. Frequency for EPM7512B Devices