



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	2.375V ~ 2.625V
Number of Logic Elements/Blocks	8
Number of Macrocells	128
Number of Gates	2500
Number of I/O	41
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	49-LFBGA
Supplier Device Package	49-UBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7128bfc49-10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPMs), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlaster™ serial/universal serial bus (USB) communications cable, and ByteBlasterMV™ parallel port download cable, as well as programming hardware from third-party manufacturers and any Jam™ STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File (.svf)-capable incircuit tester

General Description

MAX 7000B devices are high-density, high-performance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000B devices operate with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 303.0 MHz. See Table 2.

Table 2. MAX 7000B Speed GradesNote (1)										
Device		Speed Grade								
	-3	-3 -4 -5 -7 -10								
EPM7032B	✓		✓	✓						
EPM7064B	✓		✓	✓						
EPM7128B		✓		✓	✓					
EPM7256B			✓	✓	✓					
EPM7512B			✓	✓	✓					

Notes:

 Contact Altera Marketing for up-to-date information on available device speed grades.

The MAX 7000B architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000B devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, 0.8-mm Ultra FineLine BGA, PQFP, TQFP, and TQFP packages. See Table 3.

MAX 7000B devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate up to 50% lower power while adding only a nominal timing delay. MAX 7000B devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000B devices can be set for 3.3 V, 2.5 V, or 1.8 V and all input pins are 3.3-V, 2.5-V, and 1.8-V tolerant, allowing MAX 7000B devices to be used in mixed-voltage systems.

MAX 7000B devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. Altera software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

Functional Description

The MAX 7000B architecture includes the following elements:

- LABs
- Macrocells
- Expander product terms (shareable and parallel)
- PIA
- I/O control blocks

The MAX 7000B architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000B devices.

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the MAX+PLUS II software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:


- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 7000B devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000B device may be set to either a high or low state. This power-up state is specified at design entry.

All MAX 7000B I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast input setup time. The input path from the I/O pin to the register has a programmable delay element that can be selected to either guarantee zero hold time or to get the fastest possible set-up time (as fast as 1.0 ns).

Figure 5. MAX 7000B PIA Routing



While the routing delays of channel-based routing schemes in masked or field-programmable gate arrays (FPGAs) are cumulative, variable, and path-dependent, the MAX 7000B PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or $V_{CC}.$ Figure 6 shows the I/O control block for MAX 7000B devices. The I/O control block has six or ten global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000B Device

The time required to program a single MAX 7000B device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: $t_{PROG} = \text{Programming time}$ $t_{PPULSE} = \text{Sum of the fixed times to erase, program, and}$

verify the EEPROM cells

 $Cycle_{PTCK}$ = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000B device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VER} = Verify time t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

Programming with External Hardware

MAX 7000B devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the Master Programming Unit (MPU), and the appropriate device adapter. The MPU performs continuity checking to ensure adequate electrical contact between the adapter and the device.



For more information, see the Altera Programming Hardware Data Sheet.

The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers provide programming support for Altera devices. For more information, see *Programming Hardware Manufacturers*.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

MAX 7000B devices include the JTAG boundary-scan test circuitry defined by IEEE Std. 1149.1. Table 6 describes the JTAG instructions supported by MAX 7000B devices. The pin-out tables starting on page 59 of this data sheet show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

Table 6. MAX 7000B	Table 6. MAX 7000B JTAG Instructions						
JTAG Instruction	Description						
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins.						
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.						
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the boundary-scan test data to pass synchronously through a selected device to adjacent devices during normal operation.						
CLAMP	Allows the values in the boundary-scan register to determine pin states while placing the 1-bit bypass register between the TDI and TDO pins.						
IDCODE	Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO.						
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO.						
ISP Instructions	These instructions are used when programming MAX 7000B devices via the JTAG ports with the MasterBlaster or ByteBlasterMV download cable, or using a Jam File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File (.svf) via an embedded processor or test equipment.						

The instruction register length of MAX 7000B devices is ten bits. The MAX 7000B USERCODE register length is 32 bits. Tables 7 and 8 show the boundary-scan register length and device IDCODE information for MAX 7000B devices.

Table 7. MAX 7000B Boundary-Scan Register Length							
Device Boundary-Scan Register Length							
EPM7032B	96						
EPM7064B	192						
EPM7128B	288						
EPM7256B	480						
EPM7512B	624						

Table 8. 32-Bit MAX 7000B Device IDCODENote (1)										
Device		IDCODE (32 Bits)								
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)						
EPM7032B	0010	0111 0000 0011 0010	00001101110	1						
EPM7064B	0010	0111 0000 0110 0100	00001101110	1						
EPM7128B	0010	0111 0001 0010 1000	00001101110	1						
EPM7256B	0010	0111 0010 0101 0110	00001101110	1						
EPM7512B	0010	0111 0101 0001 0010	00001101110	1						

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG boundary-scan testing.

Figure 8 shows the timing information for the JTAG signals.




Figure 8. MAX 7000B JTAG Waveforms

Table 9 shows the JTAG timing parameters and values for MAX 7000B devices.

Table 9. Note (1)	JTAG Timing Parameters & Values for MAX 70	100B Dev	ices	
Symbol	Parameter	Min	Max	Unit
t _{JCP}	TCK clock period	100		ns
t _{JCH}	TCK clock high time	50		ns
t _{JCL}	TCK clock low time	50		ns
t _{JPSU}	JTAG port setup time	20		ns
t _{JPH}	JTAG port hold time	45		ns
t _{JPCO}	JTAG port clock to output		25	ns
t _{JPZX}	JTAG port high impedance to valid output		25	ns
t _{JPXZ}	JTAG port valid output to high impedance		25	ns
t _{JSSU}	Capture register setup time	20		ns
t _{JSH}	Capture register hold time	45		ns
t _{JSCO}	Update register clock to output		25	ns
t _{JSZX}	Update register high impedance to valid output		25	ns
t _{JSXZ}	Update register valid output to high impedance		25	ns

Note:

(1) Timing parameters in this table apply to all $V_{\mbox{\scriptsize CCIO}}$ levels.

MAX 7000B devices contain two I/O banks. Both banks support all standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Within a bank, any one of the terminated standards can be supported.

Figure 9 shows the arrangement of the MAX 7000B I/O banks.




Figure 9. MAX 7000B I/O Banks for Various Advanced I/O Standards

Table 11 shows which macrocells have pins in each I/O bank.


Table 11. Macrocell Pins Contained in Each I/O Bank							
Device Bank 1 Bank 2							
EPM7032B	1-16	17-32					
EPM7064B	1-32	33-64					
EPM7128B	1-64	65-128					
EPM7256B	1-128, 177-181	129-176, 182-256					
EPM7512B	1-265	266-512					

Each MAX 7000B device has two VREF pins. Each can be set to a separate V_{REF} level. Any I/O pin that uses one of the voltage-referenced standards (GTL+, SSTL-2, or SSTL-3) may use either of the two VREF pins. If these pins are not required as VREF pins, they may be individually programmed to function as user I/O pins.

Two inverters implement the bus-hold circuitry in a loop that weakly drives back to the I/O pin in user mode.

Figure 10 shows a block diagram of the bus-hold circuit.

Figure 10. Bus-Hold Circuit



PCI Compatibility

MAX 7000B devices are compatible with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision 2.2* except for the clamp diode. While having multiple clamp diodes on a signal trace may be redundant, designers can add an external clamp diode to meet the specification. Table 13 shows the MAX 7000B device speed grades that meet the PCI timing specifications.

Table 13. MAX 7000B Device Speed Grades that Meet PCI Timing Specifications							
Device Specification							
	33-MHz PCI	66-MHz PCI					
EPM7032B	All speed grades	-3					
EPM7064B	All speed grades	-3					
EPM7128B	All speed grades	-4					
EPM7256B	All speed grades	-5 (1)					
EPM7512B	All speed grades	-5 (1)					

Note:

(1) The EPM7256B and EPM7512B devices in a -5 speed grade meet all PCI timing specifications for 66-MHz operation except the Input Setup Time to CLK—Bused Signal parameter. However, these devices are within 1 ns of that parameter. EPM7256B and EPM7512B devices meet all other 66-MHz PCI timing specifications.

Power Sequencing & Hot-Socketing

Because MAX 7000B devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $V_{\rm CCIO}$ and $V_{\rm CCINT}$ power planes can be powered in any order.

Signals can be driven into MAX 7000B devices before and during power-up (and power-down) without damaging the device. Additionally, MAX 7000B devices do not drive out during power-up. Once operating conditions are reached, MAX 7000B devices operate as specified by the user.

MAX 7000B device I/O pins will not source or sink more than 300 μ A of DC current during power-up. All pins can be driven up to 4.1 V during hot-socketing.

Design Security

All MAX 7000B devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security, because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

MAX 7000B devices are fully functionally tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 11. Test patterns can be used and then erased during early stages of the production flow.

Table 19. EPM7032B Internal Timing Parameters Notes (1)									
Symbol	Parameter	Conditions	Speed Grade						Unit
			-3	.5	-5	i.0	-7.5		1
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.5		0.7	ns
t_{IO}	I/O input pad and buffer delay			0.3		0.5		0.7	ns
t _{FIN}	Fast input delay			0.9		1.3		2.0	ns
t _{FIND}	Programmable delay adder for fast input			1.0		1.5		1.5	ns
t _{SEXP}	Shared expander delay			1.5		2.1		3.2	ns
t _{PEXP}	Parallel expander delay			0.4		0.6		0.9	ns
t_{LAD}	Logic array delay			1.4		2.0		3.1	ns
t _{LAC}	Logic control array delay			1.2		1.7		2.6	ns
t _{IOE}	Internal output enable delay			0.1		0.2		0.3	ns
t _{OD1}	Output buffer and pad delay slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		0.9		1.2		1.8	ns
t _{OD3}	Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		5.9		6.2		6.8	ns
t _{ZX1}	Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		1.6		2.2		3.4	ns
t _{ZX3}	Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		6.6		7.2		8.4	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		1.6		2.2		3.4	ns
t_{SU}	Register setup time		0.7		1.1		1.6		ns
t_H	Register hold time		0.4		0.5		0.9		ns
t _{FSU}	Register setup time of fast input		0.8		0.8		1.1		ns
t _{FH}	Register hold time of fast input		1.2		1.2		1.4		ns
t_{RD}	Register delay			0.5		0.6		0.9	ns
t _{COMB}	Combinatorial delay			0.2		0.3		0.5	ns
t _{IC}	Array clock delay			1.2		1.8		2.8	ns
t _{EN}	Register enable time			1.2		1.7		2.6	ns
t _{GLOB}	Global control delay			0.7		1.1		1.6	ns
t _{PRE}	Register preset time			1.0		1.3		1.9	ns
t _{CLR}	Register clear time			1.0		1.3		1.9	ns
t _{PIA}	PIA delay	(2)		0.7		1.0		1.4	ns
t_{LPA}	Low-power adder	(4)		1.5		2.1		3.2	ns

I/O Standard	Parameter	Speed Grade						Unit
		-3	3.5	-5	i.0	-7	'. 5	
		Min	Max	Min	Max	Min	Max	
3.3 V TTL/CMOS	Input to (PIA)		0.0		0.0		0.0	ns
	Input to global clock and clear		0.0		0.0		0.0	ns
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns
2.5 V TTL/CMOS	Input to PIA		0.3		0.4		0.6	ns
	Input to global clock and clear		0.3		0.4		0.6	ns
	Input to fast input register		0.2		0.3		0.4	ns
	All outputs		0.2		0.3		0.4	ns
1.8 V TTL/CMOS	Input to PIA		0.5		0.8		1.1	ns
	Input to global clock and clear		0.5		0.8		1.1	ns
	Input to fast input register		0.4		0.5		0.8	ns
	All outputs		1.2		1.8		2.6	ns
SSTL-2 Class I	Input to PIA		1.3		1.9		2.8	ns
	Input to global clock and clear		1.2		1.8		2.6	ns
	Input to fast input register		0.9		1.3		1.9	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-2 Class II	Input to PIA		1.3		1.9		2.8	ns
	Input to global clock and clear		1.2		1.8		2.6	ns
	Input to fast input register		0.9		1.3		1.9	ns
	All outputs		-0.1		-0.1		-0.2	ns
SSTL-3 Class I	Input to PIA		1.2		1.8		2.6	ns
	Input to global clock and clear		0.9		1.3		1.9	ns
	Input to fast input register		0.8		1.1		1.7	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-3 Class II	Input to PIA		1.2		1.8		2.6	ns
SSTL-3 Class II	Input to global clock and clear		0.9		1.3		1.9	ns
	Input to fast input register		0.8		1.1		1.7	ns
	All outputs		0.0		0.0		0.0	ns
GTL+	Input to PIA		1.6		2.3		3.4	ns
	Input to global clock and clear		1.6		2.3		3.4	ns
	Input to fast input register		1.5		2.1		3.2	ns
	All outputs		0.0		0.0		0.0	ns

I/O Standard	Parameter	Speed G			Parameter Speed Grade					Unit
		-	3	-	·5	-7				
		Min	Max	Min	Max	Min	Max			
3.3 V TTL/CMOS	Input to PIA		0.0		0.0		0.0	ns		
0.0 V 112011100	Input to global clock and clear		0.0		0.0		0.0	ns		
	Input to fast input register		0.0		0.0		0.0	ns		
	All outputs		0.0		0.0		0.0	ns		
2.5 V TTL/CMOS	Input to PIA		0.3		0.4		0.6	ns		
	Input to global clock and clear		0.3		0.4		0.6	ns		
	Input to fast input register		0.2		0.3		0.4	ns		
	All outputs		0.2		0.3		0.4	ns		
1.8 V TTL/CMOS	Input to PIA		0.5		0.7		1.1	ns		
	Input to global clock and clear		0.5		0.7		1.1	ns		
	Input to fast input register		0.4		0.6		0.9	ns		
	All outputs		1.2		1.7		2.6	ns		
SSTL-2 Class I	Input to PIA		1.3		1.9		2.8	ns		
00.220000	Input to global clock and clear		1.2		1.7		2.6	ns		
	Input to fast input register		0.9		1.3		1.9	ns		
	All outputs		0.0		0.0		0.0	ns		
SSTL-2 Class II	Input to PIA		1.3		1.9		2.8	ns		
	Input to global clock and clear		1.2		1.7		2.6	ns		
	Input to fast input register		0.9		1.3		1.9	ns		
	All outputs		-0.1		-0.1		-0.2	ns		
SSTL-3 Class I	Input to PIA		1.2		1.7		2.6	ns		
	Input to global clock and clear		0.9		1.3		1.9	ns		
	Input to fast input register		0.8		1.1		1.7	ns		
	All outputs		0.0		0.0		0.0	ns		
SSTL-3 Class II	Input to PIA		1.2		1.7		2.6	ns		
OOTE-5 Class II	Input to global clock and clear		0.9		1.3		1.9	ns		
	Input to fast input register		0.8		1.1		1.7	ns		
	All outputs		0.0		0.0		0.0	ns		
GTL+	Input to PIA		1.6		2.3		3.4	ns		
	Input to global clock and clear		1.6		2.3		3.4	ns		
	Input to fast input register		1.5		2.1		3.2	ns		
	All outputs		0.0		0.0		0.0	ns		

Symbol	Parameter	Conditions	Speed Grade						Unit
			-	4	-	7	-10		
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.6		0.8	ns
t_{IO}	I/O input pad and buffer delay			0.3		0.6		0.8	ns
t _{FIN}	Fast input delay			1.3		2.9		3.7	ns
t _{FIND}	Programmable delay adder for fast input			1.0		1.5		1.5	ns
t _{SEXP}	Shared expander delay			1.5		2.8		3.8	ns
t _{PEXP}	Parallel expander delay			0.4		0.8		1.0	ns
t_{LAD}	Logic array delay			1.6		2.9		3.8	ns
t _{LAC}	Logic control array delay			1.4		2.6		3.4	ns
t _{IOE}	Internal output enable delay			0.1		0.3		0.4	ns
t _{OD1}	Output buffer and pad delay slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		0.9		1.7		2.2	ns
t _{OD3}	Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		5.9		6.7		7.2	ns
t _{ZX1}	Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V	C1 = 35 pF		1.8		3.3		4.4	ns
t _{ZX3}	Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		6.8		8.3		9.4	ns
t_{XZ}	Output buffer disable delay	C1 = 5 pF		1.8		3.3		4.4	ns
t_{SU}	Register setup time		1.0		1.9		2.6		ns
t _H	Register hold time		0.4		0.8		1.1		ns
t _{FSU}	Register setup time of fast input		0.8		0.9		0.9		ns
t_{FH}	Register hold time of fast input		1.2		1.6		1.6		ns
t_{RD}	Register delay			0.5		1.1		1.4	ns
t_{COMB}	Combinatorial delay			0.2		0.3		0.4	ns
t _{IC}	Array clock delay			1.4		2.8		3.6	ns
t_{EN}	Register enable time			1.4		2.6		3.4	ns
t_{GLOB}	Global control delay			1.1		2.3		3.1	ns
t _{PRE}	Register preset time			1.0		1.9		2.6	ns
t _{CLR}	Register clear time			1.0		1.9		2.6	ns
t_{PIA}	PIA delay	(2)		1.0		2.0		2.8	ns
t _{LPA}	Low-power adder	(4)		1.5		2.8		3.8	ns





Figure 15. I_{CC} vs. Frequency for EPM7032B Devices










Figure 17. I_{CC} vs. Frequency for EPM7128B Devices








Figure 19. I_{CC} vs. Frequency for EPM7512B Devices

Figure 25. 144-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 26. 169-Pin Ultra FineLine BGA Pin-Out Diagram

Package outline not drawn to scale.





Figure 29. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the MAX 7000B Programmable Logic Device Family Data Sheet version 3.5 supersedes information published in previous versions.

Version 3.5

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.5:

Updated Figure 28.

Version 3.4

The following changes were made to the MAX 7000B Programmable Logic Device Family Data Sheet version 3.4:

■ Updated text in the "Power Sequencing & Hot-Socketing" section.