

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details	
Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	2.375V ~ 2.625V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	84
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-FBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7256bfc100-10

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 3. MA	Table 3. MAX 7000B Maximum User I/O Pilitoste (1)										
Device	44-Pir PLCC	144-Pin TE∂P	48-Pin TQP (2)	49-Pin 0.8-mm Ultra FineLine BGA(3)	TE(P	100-Pin FineLine BGA(4)	144- Pin TEAP	169-Pin 0.8-mm Ultra FineLine BGA(3)	Pin P Q P	256- Pin BGA	256-Pin FineLine BGA(4)
EPM7032B	3	3 3	3								
EPM704B	3 3	40	41								
EPM712B				41	4	4 100	100)		100	
EPM725B					4	1.	20 1	41 14		14	
EPM7512B							120	141	17 2	12 2	12

Notes:

- (1) Mén the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or bo undary-scan testing, four I/O pins become JTAG pins.
- (2) Contact Altera for up-to-date informat ion on available device package options.
- (3) All 0.8-mm Ultra FineLine BGA packages are footprint-compatible via the SameFrameTM pin-out feature. Therefore, designers can design a board to support a variety of devices, providing a flexible mi gration path across densities and pin counts. Device migration is fully supported by Altera development tools. See 'BameFrame Pin-Outsîon page 14for more details.
- (4) All FineLine BGA packages are footprint-compatible via the SameFrame pin-out feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See BameFrame Pin-Outsîon page 14 for more details.

MAX 7000B devices use CMOS EEP®M cells to implement logic functions. The user-configurable MAX 7000B architecture accommodates a variety of independent combinatoria I and sequential logic functions. The devices can be reprogrammed fσ quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.


MAX 7000B devices contain 32 to 512 marocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed- OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms to provide up to 32 product terms per macrocell.

4 AtraCorporaón

Macrocells

The MAX 7000B macrocell can be individually configured for either sequential or combinatorial logic op eration. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. Figure 2 shows the MAX 7000B macrocell.

Figure 2. MAX 7000B Macrocell



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocells register preset, clock, and clock enable control functions.

Two kinds of expander product te rms (expanders) are available to supplement macrocell logic resources:

Shareable expanders, which are inverted product terms that are fed back into the logic array

Parallel expanders, which are product terms borrowed from adjacent macrocells

AteaCorporaón 7

Parallel Expanders


Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implemen t fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product term s provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The Altera Compiler can automatically allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the Compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms and the second set includes four product terms, increasing the total delay by $2 \times t_{PFXP}$.

Two groups of eight macrocells with in each LAB (e.g., macrocells 1 through 8, and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lowernumbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Win each group of eight, the lowest-numbered macrocell can only lend parallel expanders and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

10 AlteaCorporaion

Figure 5. MAX 7000B PIA Routing



When the routing delays of channel -based routing schemes in masked or field-programmable gate arrays (FPGAs) are cumulative, variable, and path-dependent, the MAX 7000B PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

ID Control Block

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional oper ation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V _{CC}. Figure 6 shows the I/O control block for MAX 7000B devices. The I/O control block has six or ten global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

12 AleaCorporaon

6 or 10 Global Output Enable Signals (1) PIA E Select Multiplexer VCC Programmable to ther I Pins Pull-up from Macrocell pen-Drain utput . Slew-Rate Control Bus old Programmable I Standards round Fast Input to Programmable Delay Macrocell Register to PIA

Figure 6. I/O Control Block of MAX 7000B Devices

Note:

(1) EPM7032B, EPM7064B, EPM7128B, and EPM7256B devices have six output enable signals. EPM7512B devices have ten output enable signals.

Men the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. Men the tri-state buffer control is connected to V CC, the output is enabled.

The MAX 7000B architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

AteaCorportón 13

Programming Segnce

During in-system progra mming, instructions, addresses, and data are shifted into the MAX 7000B device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- Check ID. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- Bulk Erase. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparis on. This process is repeated for each EEPROM address.
- Exit ISP. An exit ISP stage ensures tlat the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

A pulse time to erase, program, or read the EEPROM cells. A shifting time based on the test clock (${\tt TCK}$) frequency and the number of ${\tt TCK}$ cycles to shift instructions, address, and data into the device.

16 AleaCorporaón

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000B Device

The time required to program a single MAX 7000B device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: t_{PROG} = Programming time

 t_{PPULSE} = Sum of the fixed times to erase, program, and

verify the EEPROM cells

 $Cycle_{PTCK}$ = Number of TCK cycles to program a device

 f_{TCK} = TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000B device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VFR} = Verify time

 t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells

Cycle_{VTCK} = Number of TCK cycles to verify a device

AteaCorportón 17




Figure 8. MAX 7000B JTAG Waveforms

Table 9 shows the JTAG timing parameters and values for MAX 7000B devices.

Table 9. JTAG Timing Parameters & Values for MAX 7000B Devices Note (1)

Synbol	Parameter	Min	Max	(Uni
t _{æ₽}	TCK clock period	100		ns
t _{aH}	TCK clock high time	50		ns
t _{a⊥}	TCK clock low time	50		ns
t _g	TA port setup time	20		ns
t _E	TA port hold time	45		ns
t _{eo}	TA port clock to output	2	5	ns
t _{zz}	TA port high impedance to valid output	25		ns
t _{æZ}	TA port valid output to high impedance	25		ns
^t s	Capture register setup time	20		ns
t _s	Capture register hold time	45		ns
t _{so}	Update register clock to output		25	ns
t _{sz}	Update register high impedance to valid output	2	5	ns
t _{stz}	Update register valid output to high impedance	2	5	ns

Note

(1) Timing parameters in this table apply to all V $_{\mbox{CCIO}}$ levels.

AleaCorporaion 21

Table 10. MAX 7	Table 10. MAX 7000B MultiVolt I/O Support								
V _{CCIO} (V)		InptiSignal (/)			OtptuSignal (/)				
	1.8	2.5	3.3	5.0	1.8	2.5	3.3	5.0	
1.	V	V	V		V				
2.5	V	V	V			V			
3.3	V	V	V				V V		

Open-Drain OtptiOption

MAX 7000B devices provide an optional open-drain (equivalent to open-collector) output for each I/O pi n. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. It can also provide an additional wired- OR plane.

Programmable Groudins

Each unused I/O pin on MAX 7000B devi ces may be used as an additional ground pin. This programmable ground feature does not require the use of the associated macrocell; therefore, the buried macrocell is still available for user logic.

SlevRate Control


The output buffer for each MAX 7000B I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. Wen the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Andanced O Standro Spport

The MAX 7000B I/O pins support the following I/O standards:LVTTL, LVCMOS, 1.8-V I/O, 2.5-V I/O, GTL+, SSTL-3 Class I and II, and SSTL-2 Class I and II.

AteaCorporaón 23

Figure 11. MAX 7000B AC Test Conditions




Operating Conitions

Tables 14through 17 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000B devices.

Table '	Table 14. MAX 7000B Device Absolute Maximum Ra tlings (1)										
Synbol	Parameter	Conitions	Min	Мах	Unit						
V _{CCINT}	Supply voltage		0.5	3.	V						
V _{CCI}	Supply voltage		0.5	3.	V						
V _I	DC input voltage	(2)	2.0	4.	V						
I _{UT}	DC output current, per pin		33	50	mΑ						
T _{ST}	Storage temperature N	o bias	5	150	С						
T_A	Ambient temperature U	nder bias	5	135	С						
T	unction temperature Un	der bias	5	135	С						

28 AleaCorporaón

Figure 12. Output Drive Charisatics of MAX 7000B Devices



2 AleaCorporaón

T 11 40	ED1 47000D		-	N (4)
Table 19.	. EPM / 032B	Interfirmaling	Parameters	Notes (1)

Synbol	Parameter	Conitions			Spe	eedGrae	į		Unit
			-3	.5	-4	5.0	_	7.5	-
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.5		0.7	ns
t _{IO}	I input pad and buffer delay			0.3		0.5		0.7	ns
t _{FIN}	Fast input delay			0.9		1.3		2.0	ns
t _{FIND}	Programmable delay adder for fast input			1.0		1.5		1.5	ns
t _{SEXP}	Shared expander delay			1.5		2.1		3.2	ns
t _{PEXP}	Parallel expander delay			0.4		0.		0.9	ns
t_{LAD}	Logic array delay			1.4		2.0		3.1	ns
t _{LAC}	Logic control array delay			1.2		1.7		2.	ns
t _{IOE}	Internal output enable delay			0.1		0.2		0.3	ns
t _{OD1}	utput buffer and pad delay slow slew rate off V _{CCI} 3.3 V	C1 35 pF		0.9		1.2		1.	ns
t _{OD3}	utput buffer and pad delay slow slew rate on V _{CCI} 2.5 V or 3.3 V	C1 35 pF		5.9		.2		. п	s
t _{ZX1}	utput buffer enable delay slow slew rate off V _{CCI} 3.3 V	C1 35 pF		1.		2.2		3.4	ns
t _{ZX3}	utput buffer enable delay slow slew rate on V _{CCI} 2.5 V or 3.3 V	C1 35 pF		٠		7.2		.4 n	s
t _{XZ}	utput buffer disable delay C1	5 pF		1.		2.2		3.4	ns
t _{SU}	Register setup time		0.7		1.1		1.		ns
t _H	Register hold time		0.4		0.5		0.9		ns
t _{FSU}	Register setup time of fast input		0.		0.		1.1		ns
t _{FH}	Register hold time of fast input		1.2		1.2		1.4		ns
t _{RD}	Register delay			0.5		0.		0.9	ns
t _{COMB}	Combinatorial delay			0.2		0.3		0.5	ns
t _{IC}	Array clock delay			1.2		1.		2.	ns
t _{EN}	Register enable time			1.2		1.7		2.	ns
t _{GLOB}	lobal control delay			0.7		1.1		1.	ns
t _{PRE}	Register preset time			1.0		1.3		1.9	ns
t _{CLR}	Register clear time			1.0		1.3		1.9	ns
t _{PIA}	PIA delay	(2)		0.7		1.0		1.4	ns
t_{LPA}	Low-power adder	(4)		1.5		2.1		3.2	ns

6 AleaCorporain

Table 23. EPM706	4B Selectable I/O St āinda ņ	gd Adder	Delays	s (Par	t 1 of	20) pte (1)		
I/O Standrd	Parameter			Spee	dGra e l			Unit
		-	3		.5	-	7	
		Min	Max	Min	Max	Min	Max	
3.3 V TTLCMS Inp	ut to PIA	0.0		0.0		0.0	ns	
	Input to global clock and clear		0.0	ĺ	.0	0	0 п	s
	Input to fast input register		0.0		0.0		0.0	ns
	All outputs		0.0		0.0		0.0	ns
2.5 V TTLCMS Inp	ut to PIA	0.3		0.4		0.	ns	
	Input to global clock and clear		0.3	ĺ	.4	0	ns	
	Input to fast input register		0.2		0.3		0.4	ns
	All outputs		0.2		0.3		0.4	ns
1. V TTLCMS Inpu	t to PIA	0.5		0.7		1.1	ns	
	Input to global clock and clear		0.5	(.7	1	1 n	s
	Input to fast input register		0.4		0.	0.	9 n	\$
	All outputs		1.2		1.7		2.	ns
SSTL-2 Class I	Input to PIA		1.3	1	.9	2	ns	
	Input to global clock and clear		1.2	1	.7	2	ns	
	Input to fast input register		0.9		1.3		1.9	ns
	All outputs		0.0		0.0		0.0	ns
SSTL-2 Class II	Input to PIA		1.3	1	.9	2	ns	
	Input to global clock and clear		1.2	1	.7	2	ns	
	Input to fast input register		0.9		1.3		1.9	ns
	All outputs		0.1	(9.1	0.2	? ns	
SSTL-3 Class I	Input to PIA		1.2	1	.7	2	ns	
	Input to global clock and clear		0.9	1	.3	1	9 n	s
	Input to fast input register		0.	1	.1	1.	7 n.	\$
	All outputs		0.0		0.0		0.0	ns
SSTL-3 Class II	Input to PIA		1.2	1	.7	2	ns	
	Input to global clock and clear		0.9	1	.3	1	9 n	s
	Input to fast input register		0.	1	.1	1.	7 n.	\$
	All outputs		0.0		0.0		0.0	ns
TL In	out to PIA	1.		2.3		3.4	ns	
	Input to global clock and clear		1.	2.	З	3.4	l ns	
	Input to fast input register	1	1.5		2.1		3.2	ns
	All outputs		0.0		0.0		0.0	ns

At maCorporation 4

Table 26. EPM7128B Selectable I/O SctaTrindramg Adder Delays (Part 2 of 12th)te (1)									
I/O Standrd	Parameter	SpeedGrad Uni							
		-	4	-7		-10			
		Min	Max	Min	Max	Min	Max		
PCI	Input to PIA		0.0		0.0		0.0	ns	
	Input to global clock and clear		0.0	C	.0	0	0 n	S	
	Input to fast input register		0.0		0.0	(0.0	ns	
	All outputs		0.0		0.0		0.0	ns	

Notes to tables:

- (1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29 SeeFigure 14 for more information on switching waveforms.
- (2) These values are specified for a PIAfan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (4) The t_{LPA} parameter must be added to the t_{LAD}, t_{LAC}, t_{IC}, t_{ACL}, t_{CPPW}, t_{EN}, and t_{SEXP} parameters for macrocells running in low-power mode.

€ At raCorpora on

Table 29. EPM7256B Selectable I/O Staindiand Adder Delays (Part 2 of 20) te (1)										
I/O Standrd	Parameter			Spee	dGra e l			Unit		
			-5	-7		-10				
		Min	Max	Min	Max	Min	Max			
PCI	Input to PIA		0.0		0.0		0.0	ns		
	Input to global clock and clear		0.0	ĺ	.0	0	0 n	s		
	Input to fast input register		0.0		0.0		0.0	ns		
	All outputs		0.0		0.0		0.0	ns		

Notes to tables:


- (1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29 See Figure 14 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB(16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (4) The t_{LPA} parameter must be added to the t_{LAD}, t_{LAC}, t_{IC}, t_{ACL}, t_{CPPW}, t_{EN}, and t_{SEXP} parameters for macrocells running in low-power mode.

8 AleaCorporaón

Table 31. EPM7512B Internal Timing Parametelliste (1)

Symbol	Parameter	Conitions			Spe	eedGrae	ł		Uni
		1	-	5		-7	-	10	
		·	Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.3		0.5	ns
t _{IO}	I input pad and buffer delay			0.3		0.3		0.5	ns
t _{FIN}	Fast input delay			2.2		3.2		4.0	ns
t _{FIND}	Programmable delay adder for fast input			1.5		1.5		1.5	ns
t _{SEXP}	Shared expander delay			1.5		2.1		2.7	ns
t _{PEXP}	Parallel expander delay			0.4		0.5		0.7	ns
t_{LAD}	Logic array delay			1.7		2.3		3.0	ns
t _{LAC}	Logic control array delay			1.5		2.0		2.	ns
t _{IOE}	Internal output enable delay			0.1		0.2		0.2	ns
t _{OD1}	utput buffer and pad delay slow slew rate off V _{CCI} 3.3 V	C1 35 pF		0.9		1.2		1.	ns
t _{OD3}	utput buffer and pad delay slow slew rate on V _{CCI} 2.5 V or 3.3 V	C1 35 pF		5.9		.2		. r	15
t _{ZX1}	utput buffer enable delay slow slew rate off V _{CCI} 3.3 V	C1 35 pF		2.		3.		5.0	ns
t _{ZX3}	utput buffer enable delay slow slew rate on V _{CCI} 2.5 V or 3.3 V	C1 35 pF		7.			10	0.0 n	s
t_{XZ}	utput buffer disable delay C1	5 pF		2.		3.		5.0	ns
t _{SU}	Register setup time		1.5		2.0		2.		ns
t _H	Register hold time		0.4		0.5		0.7		ns
t _{FSU}	Register setup time of fast input		0.		1.1		1.1		ns
t _{FH}	Register hold time of fast input		1.2		1.4		1.4		ns
t _{RD}	Register delay			0.5		0.7		1.0	ns
t _{COMB}	Combinatorial delay			0.2		0.3		0.4	ns
t _{IC}	Array clock delay			1.		2.4		3.1	ns
t _{EN}	Register enable time			1.5		2.0		2.	ns
t _{GLOB}	lobal control delay			2.0		2.		3.	ns
t _{PRE}	Register preset time			1.0		1.4		1.9	ns
t _{CLR}	Register clear time			1.0		1.4		1.9	ns
t _{PIA}	PIA delay	(2)		2.4		3.4		4.5	ns
t_{LPA}	Low-power adder	(4)		2.0		2.7	_	3.	ns

AlteaCorpora on







Figure 18_{CL} vs. Frequency for EPM7256B Devices



AlmaCorporation 5

Device Pin-Ots


See the Altera web site *tp:.altera.co* Library for pin-out information.


) or the Altera Digital

Figures 20 through 29 show the package pin-out diagrams for MAX 7000B devices.

Figure 20. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlinest not awn to scale.





AteaCorportion 9

Figure 23. 100-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.






Figure 24. 100-Pin FineLine BGA Package Pin-Out Diagram



At eaCorpora on 5

Figure 29. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale



Revision History

The information contained in the MAX 7000B Programmable Logic Device Family Data Sheet version 3.5 supersedesinformation published in previous versions.

Version 3.5

The following changes were made to the MAX 7000B Programmable Logic Device Family Data Sheet version 3.5:

Updated Figure 28.

Version 3.4

The following changes were made to the MAX 7000B Programmable Logic Device Family Data Sheet version 3.4:

Updated text in the Power Sequencing & Hot-Socketing section.

AteaCorporaón 5