



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 2.375V ~ 2.625V |
| Number of Logic Elements/Blocks | 16 |
| Number of Macrocells | 256 |
| Number of Gates | 5000 |
| Number of I/O | 164 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7256bqc208-10 |

- Additional design entry and simulation support provided by EDIF 2.0.0 and 3.0.0 netlist files, library of parameterized modules (LPMs), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlaster™ serial/universal serial bus (USB) communications cable, and ByteBlasterMV™ parallel port download cable, as well as programming hardware from third-party manufacturers and any Jam™ STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File (.svf)-capable in-circuit tester

General Description

MAX 7000B devices are high-density, high-performance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000B devices operate with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 303.0 MHz. See [Table 2](#).

| Table 2. MAX 7000B Speed Grades <i>Note (1)</i> | | | | | |
|--|-------------|----|----|----|-----|
| Device | Speed Grade | | | | |
| | -3 | -4 | -5 | -7 | -10 |
| EPM7032B | ✓ | | ✓ | ✓ | |
| EPM7064B | ✓ | | ✓ | ✓ | |
| EPM7128B | | ✓ | | ✓ | ✓ |
| EPM7256B | | | ✓ | ✓ | ✓ |
| EPM7512B | | | ✓ | ✓ | ✓ |

Notes:


- (1) Contact Altera Marketing for up-to-date information on available device speed grades.

The MAX 7000B architecture supports 100% TTL emulation and high-density integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices ranging from PALs, GALs, and 22V10s to MACH and pLSI devices. MAX 7000B devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, 0.8-mm Ultra FineLine BGA, PQFP, TQFP, and TQFP packages. See [Table 3](#).

Macrocells

The MAX 7000B macrocell can be individually configured for either sequential or combinatorial logic operation. The macrocell consists of three functional blocks: the logic array, the product-term select matrix, and the programmable register. Figure 2 shows the MAX 7000B macrocell.

Figure 2. MAX 7000B Macrocell



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the MAX+PLUS II software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.


Two global clock signals are available in MAX 7000B devices. As shown in [Figure 1](#), these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in [Figure 2](#), the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000B device may be set to either a high or low state. This power-up state is specified at design entry.

All MAX 7000B I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast input setup time. The input path from the I/O pin to the register has a programmable delay element that can be selected to either guarantee zero hold time or to get the fastest possible set-up time (as fast as 1.0 ns).


Figure 4. MAX 7000B Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000B dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a two-input AND gate, which selects a PIA signal to drive into the LAB.

Figure 5. MAX 7000B PIA Routing

While the routing delays of channel-based routing schemes in masked or field-programmable gate arrays (FPGAs) are cumulative, variable, and path-dependent, the MAX 7000B PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks


The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 7000B devices. The I/O control block has six or ten global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

SameFrame Pin-Outs

MAX 7000B devices support the SameFrame pin-out feature for FineLine BGA and 0.8-mm Ultra FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA and 0.8-mm Ultra FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. FineLine BGA packages are compatible with other FineLine BGA packages, and 0.8-mm Ultra FineLine BGA packages are compatible with other 0.8-mm Ultra FineLine BGA packages. A given printed circuit board (PCB) layout can support multiple device density / package combinations. For example, a single board layout can support a range of devices from an EPM7064B device in a 100-pin FineLine BGA package to an EPM7512B device in a 256-pin FineLine BGA package.

The Altera software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software generates pin-outs describing how to layout a board to take advantage of this migration (see [Figure 7](#)).

Figure 7. SameFrame Pin-Out Example



The programming times described in [Tables 4 through 6](#) are associated with the worst-case method using the enhanced ISP algorithm.

Table 4. MAX 7000B t_{PULSE} & $Cycle_{TCK}$ Values

| Device | Programming | | Stand-Alone Verification | |
|----------|------------------|----------------|--------------------------|----------------|
| | t_{PPULSE} (s) | $Cycle_{PTCK}$ | t_{VPULSE} (s) | $Cycle_{VTCK}$ |
| EMP7032B | 2.12 | 70,000 | 0.002 | 18,000 |
| EMP7064B | 2.12 | 120,000 | 0.002 | 35,000 |
| EMP7128B | 2.12 | 222,000 | 0.002 | 69,000 |
| EMP7256B | 2.12 | 466,000 | 0.002 | 151,000 |
| EMP7512B | 2.12 | 914,000 | 0.002 | 300,000 |

[Tables 5 and 6](#) show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 5. MAX 7000B In-System Programming Times for Different Test Clock Frequencies

| Device | f_{TCK} | | | | | | | | Units |
|----------|-----------|-------|-------|-------|---------|---------|---------|--------|-------|
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | |
| EMP7032B | 2.13 | 2.13 | 2.15 | 2.19 | 2.26 | 2.47 | 2.82 | 3.52 | s |
| EMP7064B | 2.13 | 2.14 | 2.18 | 2.24 | 2.36 | 2.72 | 3.32 | 4.52 | s |
| EMP7128B | 2.14 | 2.16 | 2.23 | 2.34 | 2.56 | 3.23 | 4.34 | 6.56 | s |
| EMP7256B | 2.17 | 2.21 | 2.35 | 2.58 | 3.05 | 4.45 | 6.78 | 11.44 | s |
| EMP7512B | 2.21 | 2.30 | 2.58 | 3.03 | 3.95 | 6.69 | 11.26 | 20.40 | s |

Table 1. MAX 7000B Stand-Alone Verification Times for Different Test Clock Frequencies

| Device | f_{TCK} | | | | | | | | Units |
|----------|-----------|-------|-------|-------|---------|---------|---------|--------|-------|
| | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz | |
| EMP7032B | 0.00 | 0.01 | 0.01 | 0.02 | 0.04 | 0.09 | 0.18 | 0.36 | s |
| EMP7064B | 0.01 | 0.01 | 0.02 | 0.04 | 0.07 | 0.18 | 0.35 | 0.70 | s |
| EMP7128B | 0.01 | 0.02 | 0.04 | 0.07 | 0.14 | 0.35 | 0.69 | 1.38 | s |
| EMP7256B | 0.02 | 0.03 | 0.08 | 0.15 | 0.30 | 0.76 | 1.51 | 3.02 | s |
| EMP7512B | 0.03 | 0.06 | 0.15 | 0.30 | 0.60 | 1.50 | 3.00 | 6.00 | s |


Figure 8. MAX 7000B JTAG Waveforms

Table 9 shows the JTAG timing parameters and values for MAX 7000B devices.

| Table 9. JTAG Timing Parameters & Values for MAX 7000B Devices <i>Note (1)</i> | | | | |
|--|--|-----|-----|------|
| Symbol | Parameter | Min | Max | Unit |
| t_{JCP} | TCK clock period | 100 | | ns |
| t_{JCH} | TCK clock high time | 50 | | ns |
| t_{JCL} | TCK clock low time | 50 | | ns |
| t_{JPSU} | JTAG port setup time | 20 | | ns |
| t_{JPH} | JTAG port hold time | 45 | | ns |
| t_{JPCO} | JTAG port clock to output | | 25 | ns |
| t_{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t_{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t_{JSSU} | Capture register setup time | 20 | | ns |
| t_{JSH} | Capture register hold time | 45 | | ns |
| t_{JSCO} | Update register clock to output | | 25 | ns |
| t_{JSZX} | Update register high impedance to valid output | | 25 | ns |
| t_{JSXZ} | Update register valid output to high impedance | | 25 | ns |

Note:

(1) Timing parameters in this table apply to all V_{CCIO} levels.

MAX 7000B devices contain two I/O banks. Both banks support all standards. Each I/O bank has its own VCCIO pins. A single device can support 1.8-V, 2.5-V, and 3.3-V interfaces; each bank can support a different standard independently. Within a bank, any one of the terminated standards can be supported.

Figure 9 shows the arrangement of the MAX 7000B I/O banks.

Figure 9. MAX 7000B I/O Banks for Various Advanced I/O Standards




Table 11 shows which macrocells have pins in each I/O bank.

| Table 11. Macrocell Pins Contained in Each I/O Bank | | |
|--|----------------|------------------|
| Device | Bank 1 | Bank 2 |
| EPM7032B | 1-16 | 17-32 |
| EPM7064B | 1-32 | 33-64 |
| EPM7128B | 1-64 | 65-128 |
| EPM7256B | 1-128, 177-181 | 129-176, 182-256 |
| EPM7512B | 1-265 | 266-512 |

Each MAX 7000B device has two VREF pins. Each can be set to a separate VREF level. Any I/O pin that uses one of the voltage-referenced standards (GTL+, SSTL-2, or SSTL-3) may use either of the two VREF pins. If these pins are not required as VREF pins, they may be individually programmed to function as user I/O pins.

Programmable Pull-Up Resistor

Each MAX 7000B device I/O pin provides an optional programmable pull-up resistor during user mode. When this feature is enabled for an I/O pin, the pull-up resistor (typically 50 k Ω) weakly holds the output to V_{CCIO} level.

Bus Hold

Each MAX 7000B device I/O pin provides an optional bus-hold feature. When this feature is enabled for an I/O pin, the bus-hold circuitry weakly holds the signal at its last driven state. By holding the last driven state of the pin until the next input signals is present, the bus-hold feature can eliminate the need to add external pull-up or pull-down resistors to hold a signal level when the bus is tri-stated. The bus-hold circuitry also pulls undriven pins away from the input threshold voltage where noise can cause unintended high-frequency switching. This feature can be selected individually for each I/O pin. The bus-hold output will drive no higher than V_{CCIO} to prevent overdriving signals. The propagation delays through the input and output buffers in MAX 7000B devices are not affected by whether the bus-hold feature is enabled or disabled.

The bus-hold circuitry weakly pulls the signal level to the last driven state through a resistor with a nominal resistance (R_{BH}) of approximately 8.5 k Ω . Table 12 gives specific sustaining current that will be driven through this resistor and overdrive current that will identify the next driven input level. This information is provided for each V_{CCIO} voltage level.

Table 12. Bus Hold Parameters


| Parameter | Conditions | VCCIO Level | | | | | | Units |
|-------------------------|-----------------------------------|-------------|------|-------|------|-------|------|---------------|
| | | 1.8 V | | 2.5 V | | 3.3 V | | |
| | | Min | Max | Min | Max | Min | Max | |
| Low sustaining current | $V_{IN} > V_{IL} \text{ (max)}$ | 30 | | 50 | | 70 | | μA |
| High sustaining current | $V_{IN} < V_{IH} \text{ (min)}$ | −30 | | −50 | | −70 | | μA |
| Low overdrive current | $0 \text{ V} < V_{IN} < V_{CCIO}$ | | 200 | | 300 | | 500 | μA |
| High overdrive current | $0 \text{ V} < V_{IN} < V_{CCIO}$ | | −295 | | −435 | | −680 | μA |

The bus-hold circuitry is active only during user operation. At power-up, the bus-hold circuit initializes its initial hold value as V_{CC} approaches the recommended operation conditions. When transitioning from ISP to User Mode with bus hold enabled, the bus-hold circuit captures the value present on the pin at the end of programming.

Two inverters implement the bus-hold circuitry in a loop that weakly drives back to the I/O pin in user mode.

Figure 10 shows a block diagram of the bus-hold circuit.

Figure 10. Bus-Hold Circuit



PCI Compatibility

MAX 7000B devices are compatible with PCI applications as well as all 3.3-V electrical specifications in the *PCI Local Bus Specification Revision 2.2* except for the clamp diode. While having multiple clamp diodes on a signal trace may be redundant, designers can add an external clamp diode to meet the specification. Table 13 shows the MAX 7000B device speed grades that meet the PCI timing specifications.

Table 13. MAX 7000B Device Speed Grades that Meet PCI Timing Specifications


| Device | Specification | |
|----------|------------------|------------|
| | 33-MHz PCI | 66-MHz PCI |
| EPM7032B | All speed grades | -3 |
| EPM7064B | All speed grades | -3 |
| EPM7128B | All speed grades | -4 |
| EPM7256B | All speed grades | -5 (1) |
| EPM7512B | All speed grades | -5 (1) |

Note:

- (1) The EPM7256B and EPM7512B devices in a -5 speed grade meet all PCI timing specifications for 66-MHz operation except the Input Setup Time to CLK—Bused Signal parameter. However, these devices are within 1 ns of that parameter. EPM7256B and EPM7512B devices meet all other 66-MHz PCI timing specifications.

Figure 11. MAX 7000B AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-ground-current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V outputs. Switches S1 and S2 are open for all tests except output disable timing parameters.



Operating Conditions


Tables 14 through 17 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000B devices.

Table 14. MAX 7000B Device Absolute Maximum Ratings *Note (1)*

| Symbol | Parameter | Conditions | Min | Max | Unit |
|--------------------|----------------------------|------------|------|-----|------|
| V _{CCINT} | Supply voltage | | -0.5 | 3.6 | V |
| V _{CCIO} | Supply voltage | | -0.5 | 3.6 | V |
| V _I | DC input voltage | (2) | -2.0 | 4.6 | V |
| I _{OUT} | DC output current, per pin | | -33 | 50 | mA |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C |
| T _A | Ambient temperature | Under bias | -65 | 135 | °C |
| T _J | Junction temperature | Under bias | -65 | 135 | °C |

Figure 14. MAX 7000B Switching Waveforms

t_R & $t_F < 2$ ns. Inputs are driven at 3.0 V for a logic high and 0 V for a logic low. All timing characteristics are measured at 1.5 V.



Tables 18 through 32 show MAX 7000B device timing parameters.

Table 18. EPM7032B External Timing Parameters

Notes (1)

| Symbol | Parameter | Conditions | Speed Grade | | | | | | Unit |
|--------------------|---|----------------|-------------|-----|-------|-----|-------|-----|------|
| | | | -3.5 | | -5.0 | | -7.5 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 3.5 | | 5.0 | | 7.5 | ns |
| t _{PD2} | I/O input to non-registered output | C1 = 35 pF (2) | | 3.5 | | 5.0 | | 7.5 | ns |
| t _{SU} | Global clock setup time | (2) | 2.1 | | 3.0 | | 4.5 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 1.0 | | 1.0 | | 1.5 | | ns |
| t _{FH} | Global clock hold time of fast input | | 1.0 | | 1.0 | | 1.0 | | ns |
| t _{FZHSU} | Global clock setup time of fast input with zero hold time | | 2.0 | | 2.5 | | 3.0 | | ns |
| t _{FZHH} | Global clock hold time of fast input with zero hold time | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 2.4 | 1.0 | 3.4 | 1.0 | 5.0 | ns |
| t _{CH} | Global clock high time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{CL} | Global clock low time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 0.9 | | 1.3 | | 1.9 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | 0.6 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 3.6 | 1.0 | 5.1 | 1.0 | 7.6 | ns |
| t _{ACH} | Array clock high time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{ACL} | Array clock low time | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | | 1.5 | | 2.0 | | 3.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 3.3 | | 4.7 | | 7.0 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (3) | 303.0 | | 212.8 | | 142.9 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 3.3 | | 4.7 | | 7.0 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (3) | 303.0 | | 212.8 | | 142.9 | | MHz |

Table 23. EPM7064B Selectable I/O Standard Timing Adder Delays (Part 2 of 2) *Note (1)*

| I/O Standard | Parameter | Speed Grade | | | | | | Unit |
|--------------|---------------------------------|-------------|-----|-----|-----|-----|-----|------|
| | | -3 | | -5 | | -7 | | |
| | | Min | Max | Min | Max | Min | Max | |
| PCI | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |

Notes to tables:

- (1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of all LABs.
- (3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

Table 26. EPM7128B Selectable I/O Standard Timing Adder Delays (Part 2 of 2) *Note (1)*

| I/O Standard | Parameter | Speed Grade | | | | | | Unit |
|--------------|---------------------------------|-------------|-----|-----|-----|-----|-----|------|
| | | -4 | | -7 | | -10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| PCI | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |

Notes to tables:



- (1) These values are specified under the Recommended Operating Conditions in Table 15 on page 29. See Figure 14 for more information on switching waveforms.
- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) Measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (4) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{ACL} , t_{CPPW} , t_{EN} , and t_{SEXP} parameters for macrocells running in low-power mode.

Table 28. EPM7256B Internal Timing Parameters *Note (1)*

| Symbol | Parameter | Conditions | Speed Grade | | | | | | Unit |
|------------|---|---------------------|-------------|-----|-----|-----|-----|-----|------|
| | | | -5 | | -7 | | -10 | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t_{IN} | Input pad and buffer delay | | | 0.4 | | 0.6 | | 0.8 | ns |
| t_{IO} | I/O input pad and buffer delay | | | 0.4 | | 0.6 | | 0.8 | ns |
| t_{FIN} | Fast input delay | | | 1.5 | | 2.5 | | 3.1 | ns |
| t_{FIND} | Programmable delay adder for fast input | | | 1.5 | | 1.5 | | 1.5 | ns |
| t_{SEXP} | Shared expander delay | | | 1.5 | | 2.3 | | 3.0 | ns |
| t_{PEXP} | Parallel expander delay | | | 0.4 | | 0.6 | | 0.8 | ns |
| t_{LAD} | Logic array delay | | | 1.7 | | 2.5 | | 3.3 | ns |
| t_{LAC} | Logic control array delay | | | 1.5 | | 2.2 | | 2.9 | ns |
| t_{IOE} | Internal output enable delay | | | 0.1 | | 0.2 | | 0.3 | ns |
| t_{OD1} | Output buffer and pad delay slow slew rate = off $V_{CCIO} = 3.3\text{ V}$ | $C1 = 35\text{ pF}$ | | 0.9 | | 1.4 | | 1.9 | ns |
| t_{OD3} | Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5\text{ V}$ or 3.3 V | $C1 = 35\text{ pF}$ | | 5.9 | | 6.4 | | 6.9 | ns |
| t_{ZX1} | Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3\text{ V}$ | $C1 = 35\text{ pF}$ | | 2.2 | | 3.3 | | 4.5 | ns |
| t_{ZX3} | Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5\text{ V}$ or 3.3 V | $C1 = 35\text{ pF}$ | | 7.2 | | 8.3 | | 9.5 | ns |
| t_{XZ} | Output buffer disable delay | $C1 = 5\text{ pF}$ | | 2.2 | | 3.3 | | 4.5 | ns |
| t_{SU} | Register setup time | | 1.2 | | 1.8 | | 2.5 | | ns |
| t_H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t_{FSU} | Register setup time of fast input | | 0.8 | | 1.1 | | 1.1 | | ns |
| t_{FH} | Register hold time of fast input | | 1.2 | | 1.4 | | 1.4 | | ns |
| t_{RD} | Register delay | | | 0.7 | | 1.0 | | 1.3 | ns |
| t_{COMB} | Combinatorial delay | | | 0.3 | | 0.4 | | 0.5 | ns |
| t_{IC} | Array clock delay | | | 1.5 | | 2.3 | | 3.0 | ns |
| t_{EN} | Register enable time | | | 1.5 | | 2.2 | | 2.9 | ns |
| t_{GLOB} | Global control delay | | | 1.3 | | 2.1 | | 2.7 | ns |
| t_{PRE} | Register preset time | | | 1.0 | | 1.6 | | 2.1 | ns |
| t_{CLR} | Register clear time | | | 1.0 | | 1.6 | | 2.1 | ns |
| t_{PIA} | PIA delay | (2) | | 1.7 | | 2.6 | | 3.3 | ns |
| t_{LPA} | Low-power adder | (4) | | 2.0 | | 3.0 | | 4.0 | ns |

Table 32. EPM7512B Selectable I/O Standard Timing Adder Delays (Part 1 of 2) *Note (1)*

| I/O Standard | Parameter | Speed Grade | | | | | | Unit |
|-----------------|---------------------------------|-------------|------|-----|------|-----|------|------|
| | | -5 | | -7 | | -10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| 3.3 V TTL/CMOS | Input to PIA | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to global clock and clear | | 0.0 | | 0.0 | | 0.0 | ns |
| | Input to fast input register | | 0.0 | | 0.0 | | 0.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| 2.5 V TTL/CMOS | Input to PIA | | 0.4 | | 0.5 | | 0.7 | ns |
| | Input to global clock and clear | | 0.3 | | 0.4 | | 0.5 | ns |
| | Input to fast input register | | 0.2 | | 0.3 | | 0.3 | ns |
| | All outputs | | 0.2 | | 0.3 | | 0.3 | ns |
| 1.8 V TTL/CMOS | Input to PIA | | 0.7 | | 1.0 | | 1.3 | ns |
| | Input to global clock and clear | | 0.6 | | 0.8 | | 1.0 | ns |
| | Input to fast input register | | 0.5 | | 0.6 | | 0.8 | ns |
| | All outputs | | 1.3 | | 1.8 | | 2.3 | ns |
| SSTL-2 Class I | Input to PIA | | 1.5 | | 2.0 | | 2.7 | ns |
| | Input to global clock and clear | | 1.4 | | 1.9 | | 2.5 | ns |
| | Input to fast input register | | 1.1 | | 1.5 | | 2.0 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-2 Class II | Input to PIA | | 1.5 | | 2.0 | | 2.7 | ns |
| | Input to global clock and clear | | 1.4 | | 1.9 | | 2.5 | ns |
| | Input to fast input register | | 1.1 | | 1.5 | | 2.0 | ns |
| | All outputs | | −0.1 | | −0.1 | | −0.2 | ns |
| SSTL-3 Class I | Input to PIA | | 1.4 | | 1.9 | | 2.5 | ns |
| | Input to global clock and clear | | 1.2 | | 1.6 | | 2.2 | ns |
| | Input to fast input register | | 1.0 | | 1.4 | | 1.8 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| SSTL-3 Class II | Input to PIA | | 1.4 | | 1.9 | | 2.5 | ns |
| | Input to global clock and clear | | 1.2 | | 1.6 | | 2.2 | ns |
| | Input to fast input register | | 1.0 | | 1.4 | | 1.8 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |
| GTL+ | Input to PIA | | 1.8 | | 2.5 | | 3.3 | ns |
| | Input to global clock and clear | | 1.9 | | 2.6 | | 3.5 | ns |
| | Input to fast input register | | 1.8 | | 2.5 | | 3.3 | ns |
| | All outputs | | 0.0 | | 0.0 | | 0.0 | ns |

Figure 15. I_{CC} vs. Frequency for EPM7032B Devices**Figure 16. I_{CC} vs. Frequency for EPM7064B Devices**

Version 3.3

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.3:

- Updated [Table 3](#).
- Added [Tables 4](#) through [6](#).

Version 3.2

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.2:

- Updated [Note \(10\)](#) and added ambient temperature (T_A) information to [Table 15](#).

Version 3.1

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.1:

- Updated V_{IH} and V_{IL} specifications in [Table 16](#).
- Updated leakage current conditions in [Table 16](#).

Version 3.0

The following changes were made to the *MAX 7000B Programmable Logic Device Family Data Sheet* version 3.0:

- Updated timing numbers in [Table 1](#).
- Updated [Table 16](#).
- Updated timing in [Tables 18, 19, 21, 22, 24, 25, 27, 28, 30, and 31](#).



101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
<http://www.altera.com>
[Applications Hotline:](#)
(800) 800-EPLD
[Customer Marketing:](#)
(408) 544-7104
[Literature Services:](#)
lit_req@altera.com

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



I.S. EN ISO 9001

